Subthreshold Analog/RF Performance Enhancement of Underlap DG FETs With High-k Spacer for Low Power Applications

被引:52
|
作者
Koley, Kalyan [1 ]
Dutta, Arka [1 ]
Syamal, Binit [2 ]
Saha, Samar K. [3 ]
Sarkar, Chandan Kumar [1 ]
机构
[1] Jadavpur Univ, Nano Device Simulat Lab, Dept Elect & Telecommun Engn, Kolkata 700032, India
[2] Jadavpur Univ, Kolkata 700032, India
[3] SuVolta Inc, Los Gatos, CA 95032 USA
关键词
Fringing capacitance; gate-to-source/drain resistances; spacer; subthreshold analog; symmetric underlap DG FET; FRINGE CAPACITANCE; CMOS DEVICES; GATE; FINFETS; OPTIMIZATION; CIRCUITS; DESIGN; DGMOS;
D O I
10.1109/TED.2012.2226724
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a systematic study of the subthreshold analog/RF performance for underlap double gate (UDG) NMOSFETs using high dielectric constant (k) spacers. The conventional UDG-NMOSFETs offer reduced short-channel effects along with improved subthreshold analog/RF performance at a cost of higher distributed channel resistance and low on current. In this paper, we show that these drawbacks can be alleviated effectively by using high-k spacers without any severe degradation in the subthreshold analog/RF performance. In order to show the improvement in the device performance, we have studied the effect of high-k spacers on different subthreshold analog figures of merit such as the transconductance, transconductance generation factor, output resistance, and the intrinsic gain for different values of k. Moreover, we have analyzed the RF performance as a function of intrinsic capacitance and resistance, transport delay, inductance, cutoff frequency, and the maximum oscillation frequency. In order to assess the gain bandwidth (GBW) product, the circuit implementation of the UDG-NMOSFETs with different high-k spacers was performed on a common source amplifier. Our results show an improvement in the GBW of about 38% for the devices with high-k spacers compared to its low-k counterpart.
引用
下载
收藏
页码:63 / 69
页数:7
相关论文
共 50 条
  • [31] Analog Performance Analysis of High-K Spacer Dual Material Gate Graded Channel Nanotube
    Rai, Ashima
    Vaithiyanathan, D.
    Raj, Balwinder
    JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (01) : 422 - 428
  • [32] Analog Performance Analysis of High-K Spacer Dual Material Gate Graded Channel Nanotube
    Ashima Rai
    D. Vaithiyanathan
    Balwinder Raj
    Journal of Electronic Materials, 2023, 52 : 422 - 428
  • [33] A Dual-Material Gate Junctionless Transistor With High-k Spacer for Enhanced Analog Performance
    Baruah, Ratul K.
    Paily, Roy P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) : 123 - 128
  • [34] Impact of channel doping and spacer architecture on analog/RF performance of low power junctionless MOSFETs
    Ghosh, Dipankar
    Kranti, Abhinav
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (01)
  • [35] Subthreshold analysis of nanoscale FinFETs for ultra low power application using high-k materials
    Nirmal, D.
    Vijayakumar, P.
    Samuel, P. Patrick Chella
    Jebalin, Binola K.
    Mohankumar, N.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (06) : 803 - 817
  • [36] A 2-D Analytical Modeling of Dual Work Function Metal Gate MOSFET Using High-K Gate Dielectric with Enhanced RF/Analog Performance for Low Power Applications
    Kumar, R. Kiran
    Shiyamala, S.
    SILICON, 2020, 12 (09) : 2065 - 2072
  • [37] A 2-D Analytical Modeling of Dual Work Function Metal Gate MOSFET Using High-K Gate Dielectric with Enhanced RF/Analog Performance for Low Power Applications
    R. Kiran Kumar
    S. Shiyamala
    Silicon, 2020, 12 : 2065 - 2072
  • [38] Impact of High-K Dielectric Materials on Performance Analysis of Underlap In0.17Al0.83N/GaN DG-MOSHEMTs
    Adak, Sarosij
    Swain, Sanjit Kumar
    NANO, 2019, 14 (05)
  • [39] Performance optimization of high-K GAA-PZT negative capacitance FET MFIS silicon nanowire for low power RFIC and analog applications
    Kumar, Vivek
    Maurya, Ravindra Kumar
    Rawat, Gopal
    Mummaneni, Kavicharan
    PHYSICA SCRIPTA, 2023, 98 (11)
  • [40] Investigation of Analog/RF performance of High-k Spacer Junctionless Accumulation-Mode Cylindrical Gate All Around (JLAM-CGAA) MOSFET
    Trivedi, Nitin
    Kumar, Manoj
    Gupta, Mridula
    Haldar, Subhasis
    Deswal, S. S.
    Gupta, R. S.
    2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON), 2016, : 201 - 205