共 50 条
- [23] Optimization of Device Dimensions of High-k Gate Dielectric Based DG-TFET for Improved Analog/RF Performance Silicon, 2022, 14 : 3515 - 3521
- [26] Impact of High-K Gate Stack on Subthreshold Performance of Double-Gate (DG) MOSFETs Silicon, 2022, 14 : 11539 - 11544
- [28] Steep Subthreshold Swing Analysis of Dual Metal Drain Dopingless Double Gate Tunnel FETs based on Ge-Source with High-k for Low Power Applications 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1445 - 1448
- [29] Exploration of underlap induced high-k spacer with gate stack on strain channel cylindrical nanowire FET for enriched performance SCIENTIFIC REPORTS, 2024, 14 (01):