High voltage tolerant on-chip ESD protection in low-voltage BiCMOS process

被引：0
|
作者：
Vashchenko, VA [1 ]
Kindt, W [1 ]
Hopper, P [1 ]
机构：
[1] Natl Semicond Corp, Santa Clara, CA 95052 USA
来源：
JOURNAL OF ELECTROSTATICS | 2006年 / 64卷 / 02期
关键词：
ESD; protection; dual direction; automotive; high voltage; semiconductors; BiCMOS;
D O I：
10.1016/j.elstat.2005.03.084
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A dual-direction ESD protection approach is applied to the problem of 60 V tolerant on-chip protection of the thin film resistors in automotive application circuits realized in 5 V BiCMOS process. A novel method for increasing the breakdown voltage of a blocked N-isolation layer is proposed and validated using process and device numerical simulation followed by experimental measurements. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码：104 / 111
页数：8
相关论文
共 50 条
  • [21] Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free Immunity
    Tang, Kai-Neng
    Liao, Seian-Feng
    Ker, Ming-Dou
    Chiou, Hwa-Chyi
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    [J]. 2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 325 - 328
  • [22] Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD Protection
    Liao, Seian-Feng
    Tang, Kai-Neng
    Ker, Ming-Dou
    Yeh, Jia-Rong
    Chiou, Hwa-Chyi
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    [J]. 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 185 - 188
  • [23] Diode String With Reduced Clamping Voltage for Efficient On-Chip ESD Protection
    Lin, Chun-Yu
    Fu, Wei-Hao
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (04) : 688 - 690
  • [24] Comparison Between High-Holding-Voltage SCR and Stacked Low-Voltage Devices for ESD Protection in High-Voltage Applications
    Dai, Chia-Tsen
    Ker, Ming-Dou
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 798 - 802
  • [25] A High-Voltage-Tolerant Stimulator Realized in the Low-Voltage CMOS Process for Cochlear Implant
    Lin, Kuan-Yu
    Ker, Ming-Dou
    Lin, Chun-Yu
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 237 - 240
  • [26] Lateral punch-through TVS devices for on-chip protection in low-voltage applications
    Urresti, J
    Hidalgo, S
    Flores, D
    Roig, J
    Cortés, I
    Rebollo, J
    [J]. MICROELECTRONICS RELIABILITY, 2005, 45 (7-8) : 1181 - 1186
  • [27] Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes
    Ker, Ming-Dou
    Wang, Chang-Tzu
    Tang, Tien-Hao
    Su, Kuan-Cbeng
    [J]. 2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 594 - +
  • [28] Low Ron and high robustness ESD protection design for low-voltage power clamp application
    Song, BoBae
    Koo, YongSeo
    [J]. ELECTRONICS LETTERS, 2016, 52 (18) : 1554 - U62
  • [29] LOW-VOLTAGE BICMOS AND VERTICAL OTA
    RAMIREZANGULO, J
    [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (04): : 553 - 556
  • [30] An unassisted, low trigger-, and high holding-voltage SCR (uSCR) for on-chip ESD-protection applications
    Lou, Lifang
    Liou, Juin J.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) : 1120 - 1122
12345