Hardware Trojan Detection with Linear Regression Based Gate-Level Characterization

被引:0
|
作者
Zhang, Li [1 ]
Chang, Chip-Hong [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Due to outsourcing of IC fabrication, chip supply contamination is a clear and present danger, of which hardware Trojans (HTs) pose the greatest threat. This paper reviews the limitation of existing gate level characterization approaches to HT detection and presents a new detection method with a faster estimation of gate scaling factors by solving the normal equation of linear regression model. The HT-infected circuit can be distinguished from the genuine circuit without the need for a golden reference chip by their discrepancies in the bias parameter of the linear regression and a subset of the accurately estimated scaling factors. It has high detection sensitivity as long as the Trojan-to-circuit gate count ratio exceeds 0.4%.
引用
收藏
页码:256 / 259
页数:4
相关论文
共 50 条
  • [41] Hardware Trojans classification based on controllability and observability in gate-level netlist
    Xie, Xin
    Sun, Yangyang
    Chen, Hongda
    Ding, Yong
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (18):
  • [42] Hardware Trojans Classification for Gate-level Netlists based on Machine Learning
    Hasegawa, Kento
    Oya, Masaru
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. 2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 203 - 206
  • [43] Hardware Trojan Detection based on Testability Measures in Gate Level Netlists using Machine Learning
    Thejaswini, P.
    Anu, H.
    Aravind, H. S.
    Kumar, D. Mahesh
    Asif, Syed
    Thirumalesh, B.
    Pooja, C. A.
    Pavan, G. R.
    [J]. INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2022, 13 (12) : 192 - 200
  • [44] Hardware IP Protection Through Gate-level Obfuscation
    Li, Dongfang
    Liu, Wenchao
    Zou, Xuecheng
    Liu, Zhenglin
    [J]. 2015 14TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS (CAD/GRAPHICS), 2015, : 186 - 193
  • [45] Machine learning approach to gate-level evolvable hardware
    Iba, H
    Iwata, M
    Higuchi, T
    [J]. EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 327 - 343
  • [46] Gate-Level Hardware Priority Resolvers for Embedded Systems
    Balasubramanian, Padmanabhan
    Maskell, Douglas L.
    [J]. JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2024, 14 (02)
  • [47] Robot learning using gate-level evolvable hardware
    Keymeulen, D
    Konaka, K
    Iwata, M
    Kuniyoshi, K
    Higuchi, T
    [J]. LEARNING ROBOTS, PROCEEDINGS, 1998, 1545 : 173 - 188
  • [48] Gate-level morphogenetic evolvable hardware for scalability and adaptation on FPGAs
    Lee, Justin
    Sitte, Joaquin
    [J]. AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 145 - +
  • [49] Leveraging Gate-Level Properties to Identify Hardware Timing Channels
    Oberg, Jason
    Meiklejohn, Sarah
    Sherwood, Timothy
    Kastner, Ryan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (09) : 1288 - 1301
  • [50] Evolvable hardware techniques for gate-level synthesis of combinational circuits
    Hernández-Aguirre, A
    [J]. INFORMATION PROCESSING WITH EVOLUTIONARY ALGORITHMS: FROM INDUSTRIAL APPLICATIONS TO ACADEMIC SPECULATIONS, 2005, : 177 - 194