Hardware Trojan Detection with Linear Regression Based Gate-Level Characterization

被引:0
|
作者
Zhang, Li [1 ]
Chang, Chip-Hong [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Due to outsourcing of IC fabrication, chip supply contamination is a clear and present danger, of which hardware Trojans (HTs) pose the greatest threat. This paper reviews the limitation of existing gate level characterization approaches to HT detection and presents a new detection method with a faster estimation of gate scaling factors by solving the normal equation of linear regression model. The HT-infected circuit can be distinguished from the genuine circuit without the need for a golden reference chip by their discrepancies in the bias parameter of the linear regression and a subset of the accurately estimated scaling factors. It has high detection sensitivity as long as the Trojan-to-circuit gate count ratio exceeds 0.4%.
引用
收藏
页码:256 / 259
页数:4
相关论文
共 50 条
  • [31] Trojan-net feature extraction and its application to hardware-Trojan detection for gate-level netlists using random forest
    Hasegawa, Kento
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2017, E100A (12): : 2857 - 2868
  • [32] A fine-grained detection method for gate-level hardware Trojan base on bidirectional Graph Neural Networks
    Cheng, Dong
    Dong, Chen
    He, Wenwu
    Chen, Zhenyi
    Liu, Ximeng
    Zhang, Hao
    [J]. JOURNAL OF KING SAUD UNIVERSITY-COMPUTER AND INFORMATION SCIENCES, 2023, 35 (10)
  • [33] Gradual-N-Justification (GNJ) to Reduce False-Positive Hardware Trojan Detection in Gate-Level Netlist
    Salmani, Hassan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (04) : 515 - 525
  • [34] Trojan-Net Classification for Gate-Level Hardware Design Utilizing Boundary Net Structures
    Hasegawa, Kento
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2020, E103D (07) : 1618 - 1622
  • [35] Effective Hardware-Trojan Feature Extraction Against Adversarial Attacks at Gate-Level Netlists
    Yamashita, Kazuki
    Kato, Tomohiro
    Hasegawa, Kento
    Hidano, Seira
    Fukushima, Kazuhide
    Togawa, Nozomu
    [J]. Proceedings - 2022 IEEE 28th International Symposium on On-Line Testing and Robust System Design, IOLTS 2022, 2022,
  • [36] Effective Hardware-Trojan Feature Extraction Against Adversarial Attacks at Gate-Level Netlists
    Yamashita, Kazuki
    Kato, Tomohiro
    Hasegawa, Kento
    Hidano, Seira
    Fukushima, Kazuhide
    Togawa, Nozomu
    [J]. 2022 IEEE 28TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2022), 2022,
  • [37] Hardware-Trojan Detection at Gate-Level Netlists Using a Gradient Boosting Decision Tree Model and Its Extension Using Trojan Probability Propagation
    Negishi, Ryotaro
    Kurihara, Tatsuki
    Togawa, Nozomu
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2024, E107A (01) : 63 - 74
  • [38] MALICIOUS COMBINATIONAL HARDWARE TROJAN DETECTION BY GATE LEVEL CHARACTERIZATION IN 90nm TECHNOLOGY
    Karunakaran, Dinesh Kumar
    Mohankumar, N.
    [J]. 2014 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT, 2014,
  • [39] A gate-level model for morphogenetic evolvable hardware
    Lee, J
    Sitte, J
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 113 - 119
  • [40] Empirical Evaluation and Optimization of Hardware-Trojan Classification for Gate-Level Netlists Based on Multi-Layer Neural Networks
    Hasegawa, Kento
    Yanagisawa, Masao
    Togawa, Nozomu
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (12) : 2320 - 2326