Memristor Based High Fan-out Logic Gates

被引:0
|
作者
Revanna, Nagaraja [1 ]
Swartzlander, Earl E., Jr. [1 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
Adders; computer arithmetic; current mirrors; implication; memristors;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The application of memristors in logic operations has recently gained importance and is being investigated. The work presented in this paper describes a new low power technique of using memristors to perform arithmetic operations. It focuses on reducing the hardware costs and associated design complexity. The idea of "logic implication" is combined with an analog technique of using current mirrors to perform logic operations. By using current mirrors, the problem of limited fan-out of logic implication can be overcome, enabling more parallel operations to run together. The delay for even an XOR operation can be reduced to 1 cycle, compared to the 5 cycles taken by logic implication. The design of a full adder is also described. It is shown that the delay to sum and carry is 2 cycles each. Metrics like area and latency are compared to previous works.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] DERIVATION AND REFINEMENT OF FAN-OUT CONSTRAINTS TO GENERATE TESTS IN COMBINATIONAL LOGIC CIRCUITS.
    Hwang, Ki Soo
    Mercer, M.Ray
    1600, (CAD-5):
  • [42] High-Q Inductors Embedded in the Fan-Out Area of an eWLB
    Wojnowski, Maciej
    Issakov, Vadim
    Knoblinger, Gerhard
    Pressel, Klaus
    Sommer, Grit
    Weigel, Robert
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (08): : 1280 - 1292
  • [43] High Thermal Graphite TIM Solution Applied to Fan-Out Platform
    Su, Pin-Jing
    Lin, Dan
    Lin, Shane
    Xu, Xi-Zhang
    Lin, Rung Jeng
    Hung, Liang-Yih
    Wang, Yu-Po
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1224 - 1227
  • [44] High Densi IO Fan-out Design Optimization with Signal Integrity
    Chang, Keng Tuan
    Huang, Chih Yi
    Kuo, Hung Chun
    Jhong, Ming Fong
    Hsieh, Tsun Lung
    Hung, Mi Chun
    Wang, Chen Chao
    2019 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2019, : 217 - 221
  • [45] Fan-out and fan-in properties of superconducting neuromorphic circuits
    Schneider, M. L.
    Segall, K.
    JOURNAL OF APPLIED PHYSICS, 2020, 128 (21)
  • [46] An empirical study of fan-in and fan-out in Java OSS
    Nasseri, E.
    Counsell, S.
    Tempero, E.
    8th ACIS International Conference on Software Engineering Research, Management and Applications, SERA 2010, 2010, : 36 - 41
  • [47] The Electrical Analysis on Ultra High Density IO Fan-Out Design
    Wu, Po-, I
    Thong, Ming-Fong
    Kuo, Hung-Chun
    Huang, Chih-Yi
    Wang, Chen-Chao
    2021 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2021, : 176 - 179
  • [48] Memristor-based stateful logic gates for multi-functional logic circuit
    Luo, Li
    Dong, Zhekang
    Duan, Shukai
    Lai, Chun Sing
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (06) : 811 - 818
  • [49] Electrical, Thermal, and Mechanical Characterization of eWLB, Fully Molded Fan-Out Package, and Fan-Out Chip Last Package
    Shih, Mengkai
    Huang, Chih-Yi
    Chen, Tsan-Hsien
    Wang, Chen-Chao
    Tarng, David
    Hung, C. P.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (09): : 1765 - 1775
  • [50] Voltage Controlled Memristor Threshold Logic Gates
    Mann, Akshay Kumar
    James, Alex Pappaehen
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 376 - 379