Memristor Based High Fan-out Logic Gates

被引:0
|
作者
Revanna, Nagaraja [1 ]
Swartzlander, Earl E., Jr. [1 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
Adders; computer arithmetic; current mirrors; implication; memristors;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The application of memristors in logic operations has recently gained importance and is being investigated. The work presented in this paper describes a new low power technique of using memristors to perform arithmetic operations. It focuses on reducing the hardware costs and associated design complexity. The idea of "logic implication" is combined with an analog technique of using current mirrors to perform logic operations. By using current mirrors, the problem of limited fan-out of logic implication can be overcome, enabling more parallel operations to run together. The delay for even an XOR operation can be reduced to 1 cycle, compared to the 5 cycles taken by logic implication. The design of a full adder is also described. It is shown that the delay to sum and carry is 2 cycles each. Metrics like area and latency are compared to previous works.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Arithmetic Circuit Design with Memristor based High Fan-out Logic Gates
    Revanna, Nagaraja
    Swartzlander, Earl E., Jr.
    2016 IEEE 7TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS MOBILE COMMUNICATION CONFERENCE (UEMCON), 2016,
  • [2] Increasing fan-in and fan-out of the quantum phase slip junction-based logic gates
    Omranpour, Shadi
    Hashemi, Seyed Amir
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (09) : 3086 - 3103
  • [3] Fan-out of 2 Triangle Shape Spin Wave Logic Gates
    Mahmoud, Abdulqader
    Vanderveken, Frederic
    Ciubotaru, Florin
    Adelmann, Christoph
    Cotofana, Sorin
    Hamdioui, Said
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 948 - 953
  • [4] THE EFFECT OF LOGIC CELL CONFIGURATION, GATELENGTH, AND FAN-OUT ON THE PROPAGATION DELAYS OF GAAS-MESFET LOGIC GATES
    NAMORDI, MR
    DUNCAN, WM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (03) : 402 - 410
  • [5] Magnetic soliton-based logic with fan-out and crossover functions
    Wadhwa, P
    Jalil, MBA
    APPLIED PHYSICS LETTERS, 2004, 85 (12) : 2367 - 2369
  • [6] On the Robustness of Memristor Based Logic Gates
    Xie, Lei
    Hoang Anh Du Nguyen
    Yu, Jintao
    Taouil, Mottaqiallah
    Hamdioui, Said
    2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS), 2017, : 158 - 163
  • [7] NOR OPTICAL LOGIC GATE ARRAY - FAN-IN AND FAN-OUT MEASUREMENTS
    GUALOUS, H
    KOSTER, A
    PASCAL, D
    LAVAL, S
    INTERNATIONAL JOURNAL OF OPTOELECTRONICS, 1994, 9 (06): : 471 - 476
  • [8] From Fan-out Wafer to Fan-out Panel Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Lang, K. -D.
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
  • [9] Memristor based unbalanced ternary logic gates
    Khalid, Muhammad
    Singh, Jawar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (03) : 399 - 406
  • [10] Memristor based unbalanced ternary logic gates
    Muhammad Khalid
    Jawar Singh
    Analog Integrated Circuits and Signal Processing, 2016, 87 : 399 - 406