Memristor Based High Fan-out Logic Gates

被引:0
|
作者
Revanna, Nagaraja [1 ]
Swartzlander, Earl E., Jr. [1 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
Adders; computer arithmetic; current mirrors; implication; memristors;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The application of memristors in logic operations has recently gained importance and is being investigated. The work presented in this paper describes a new low power technique of using memristors to perform arithmetic operations. It focuses on reducing the hardware costs and associated design complexity. The idea of "logic implication" is combined with an analog technique of using current mirrors to perform logic operations. By using current mirrors, the problem of limited fan-out of logic implication can be overcome, enabling more parallel operations to run together. The delay for even an XOR operation can be reduced to 1 cycle, compared to the 5 cycles taken by logic implication. The design of a full adder is also described. It is shown that the delay to sum and carry is 2 cycles each. Metrics like area and latency are compared to previous works.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] BOUNDING FAN-OUT IN LOGICAL NETWORKS
    HOOVER, HJ
    KLAWE, MM
    PIPPENGER, NJ
    JOURNAL OF THE ACM, 1984, 31 (01) : 13 - 18
  • [32] Fan-out in gene regulatory networks
    Kim K.H.
    Sauro H.M.
    Journal of Biological Engineering, 4 (1)
  • [33] COUNTING NETWORKS WITH ARBITRARY FAN-OUT
    AHARONSON, E
    ATTIYA, H
    DISTRIBUTED COMPUTING, 1995, 8 (04) : 163 - 169
  • [34] Magnetization dynamics, throughput and energy dissipation in a universal multiferroic nanomagnetic logic gate with fan-in and fan-out
    Fashami, Mohammad Salehi
    Atulasimha, Jayasimha
    Bandyopadhyay, Supriyo
    NANOTECHNOLOGY, 2012, 23 (10)
  • [35] DERIVATION AND REFINEMENT OF FAN-OUT CONSTRAINTS TO GENERATE TESTS IN COMBINATIONAL LOGIC-CIRCUITS
    HWANG, KS
    MERCER, MR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) : 564 - 572
  • [36] Stack Effect and Logic Restructing on High Fan-in FinFETs Logic Gates
    Jayapal, Senthilkumar
    Sigundey, Janani Sainath
    Wu, Yipin
    Tsai, Erict
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [37] FUTURE OF EMBEDDING AND FAN-OUT TECHNOLOGIES
    Tummala, Rao
    Sundaram, Venky
    Raj, Pulugurtha M.
    Smet, Vanessa
    2017 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC), 2017,
  • [38] Quantum circuits with unbounded fan-out
    Hoyer, P
    Spalek, R
    STACS 2003, PROCEEDINGS, 2003, 2607 : 234 - 246
  • [39] WORST-CASE DESIGNED TUNNEL DIODE LOGIC NETWORK WITH ARBITRARY FAN-IN AND FAN-OUT CAPABILITY
    BELL, LS
    SEMICONDUCTOR PRODUCTS AND SOLID STATE TECHNOLOGY, 1965, 8 (09): : 11 - &
  • [40] Direct communication between magnetic tunnel junctions for nonvolatile logic fan-out architecture
    Lyle, Andrew
    Harms, Jonathan
    Patil, Shruti
    Yao, Xiaofeng
    Lilja, David J.
    Wang, Jian-Ping
    APPLIED PHYSICS LETTERS, 2010, 97 (15)