Hermetic Wafer-Level Packaging for RF MEMs: Effects on Resonator Performance

被引:0
|
作者
Henry, M. David [1 ]
Greth, K. Douglas [1 ]
Janet Nguyen [1 ]
Nordquist, Christopher D. [1 ]
Shul, Randy [1 ]
Wiwi, Mike [1 ]
Plut, Thomas A. [1 ]
Olsson, Roy H., III [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The work presented here details the wafer-level fabrication and integration of aluminum nitride (AlN) micro resonators into hermetic micro environments. By etching cavities into the lid wafer and then bonding the lid wafer to a wafer of AlN micro resonators, a hermetic micro environment is created. After bonding, the lid wafer is thinned by plasma etching to expose individual die. This sequence presents the opportunity to perform resonator release on a wafer level while providing protection from dicing and other fabrication steps. We present here, fabrication and integration specifics on the wafer-level-packaging (WLP). Further we detail challenges encountered during the integration process including: elimination of micro voids created during eutectic wafer bonding, the use of plasma etching of lid wafers as a replacement to polish based wafer thinning, techniques to confirm hermetic environments, and significant failure mechanisms of the process limiting yield. Finally, we quantify improvements of the AlN micro resonators by correlating quality factors and integrated Pirani gauges.
引用
收藏
页码:362 / 369
页数:8
相关论文
共 50 条
  • [21] An innovative approach to wafer-level MEMS packaging
    Teomim, D
    Badihi, A
    Zilber, G
    SOLID STATE TECHNOLOGY, 2002, 45 (01) : 57 - +
  • [22] DRIE from MEMS to wafer-level packaging
    Lea, Leslie M.
    Short, Carolyn L.
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 58 - 60
  • [23] Ceramic via wafer-level packaging for MEMS
    Heck, John M.
    Arana, Leonel R.
    Read, Bill
    Dory, Thomas S.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1069 - 1074
  • [24] Vacuum wafer-level packaging for MEMS applications
    Caplet, S
    Sillon, N
    Delaye, MT
    Berruyer, P
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 271 - 278
  • [25] Hermetic Wafer Level Thin Film Packaging for MEMS
    Soon, Jeffrey Bo Woon
    Singh, Navab
    Calayir, Enes
    Fedder, Gary K.
    Piazza, Gianluca
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 857 - 862
  • [26] Effect of wafer-level silicon cap packaging on BiCMOS embedded RF-MEMS switch performance
    Wipf, Selin Tolunay
    Goeritz, Alexander
    Wietstruck, Matthias
    Cirillo, Maurizio
    Wipf, Christian
    Zoschke, Kai
    Kaynak, Mehmet
    2017 IMAPS NORDIC CONFERENCE ON MICROELECTRONICS PACKAGING (NORDPAC), 2017, : 31 - 34
  • [27] MEMS wafer-level packaging with conductive vias and wafer bonding
    Yun, C. H.
    Martin, J. R.
    Chen, T.
    Davis, D.
    TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
  • [28] Glass Frit Jetting for Advanced Wafer-Level Hermetic Packaging
    Roshanghias, Ali
    Bardong, Jochen
    Binder, Alfred
    MATERIALS, 2022, 15 (08)
  • [29] MEMS Wafer-Level Packaging Technology Using LTCC Wafer
    Mohri, Mamoru
    Esashi, Masayoshi
    Tanaka, Shuji
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (09) : 246 - U8
  • [30] Development and Modeling of a Wafer-Level BCB Packaging Method for Capacitive RF MEMS Switches
    Comart, Ilker
    Cetintepe, Cagri
    Sagiroglu, Ebru
    Demir, Simsek
    Akin, Tayfun
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2019, 28 (04) : 724 - 731