Hermetic Wafer-Level Packaging for RF MEMs: Effects on Resonator Performance

被引:0
|
作者
Henry, M. David [1 ]
Greth, K. Douglas [1 ]
Janet Nguyen [1 ]
Nordquist, Christopher D. [1 ]
Shul, Randy [1 ]
Wiwi, Mike [1 ]
Plut, Thomas A. [1 ]
Olsson, Roy H., III [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The work presented here details the wafer-level fabrication and integration of aluminum nitride (AlN) micro resonators into hermetic micro environments. By etching cavities into the lid wafer and then bonding the lid wafer to a wafer of AlN micro resonators, a hermetic micro environment is created. After bonding, the lid wafer is thinned by plasma etching to expose individual die. This sequence presents the opportunity to perform resonator release on a wafer level while providing protection from dicing and other fabrication steps. We present here, fabrication and integration specifics on the wafer-level-packaging (WLP). Further we detail challenges encountered during the integration process including: elimination of micro voids created during eutectic wafer bonding, the use of plasma etching of lid wafers as a replacement to polish based wafer thinning, techniques to confirm hermetic environments, and significant failure mechanisms of the process limiting yield. Finally, we quantify improvements of the AlN micro resonators by correlating quality factors and integrated Pirani gauges.
引用
收藏
页码:362 / 369
页数:8
相关论文
共 50 条
  • [41] Low-temperature thin-film indium bonding for reliable wafer-level hermetic MEMS packaging
    Straessle, R.
    Petremand, Y.
    Briand, D.
    Dadras, M.
    de Rooij, N. F.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2013, 23 (07)
  • [42] Reliability of hermetic RF MEMS wafer level packaging using Au-Sn eutectic bonding
    Wang, Qian
    Choa, Sung-Hoon
    Kim, WoonBae
    Hwang, Junsik
    Ham, Sukjin
    Moon, Changyoul
    EXPERIMENTAL MECHANICS IN NANO AND BIOTECHNOLOGY, PTS 1 AND 2, 2006, 326-328 : 609 - 612
  • [43] Wafer-level packaging
    Van Driel, Willem Dirk
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [44] Low temperature bonding process for wafer-level MEMS packaging
    Wei, J
    Wong, CK
    Lee, LC
    2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A19 - A26
  • [45] Low-Cost Wafer-Level Vacuum Packaging for MEMS
    Roland Gooch
    Thomas Schimert
    MRS Bulletin, 2003, 28 : 55 - 59
  • [46] A Novel Alignment Technique in Wafer-Level Packaging of MEMS Components
    Hamedi, M.
    Vismeh, M.
    Salimi, P.
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 4564 - 4571
  • [47] Low-cost wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    MRS BULLETIN, 2003, 28 (01) : 55 - 59
  • [48] Hybrid wafer-level vacuum hermetic micropackaging technology for MOEMS-MEMS
    Garcia-Blanco, Sonia
    Topart, Patrice
    Le Foulgoc, Karine
    Caron, Jean-Sol
    Desroches, Yan
    Alain, Christine
    Chateauneuf, Francois
    Jerominek, Hubert
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES VIII, 2009, 7206
  • [49] Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect
    Sung-Hoon Choa
    Microsystem Technologies, 2009, 15 : 677 - 686
  • [50] Wafer-Level Vacuum Sealing for Packaging of Silicon Photonic MEMS
    Joa, Gaehun
    Edinger, Pierre
    Bleiker, Simon J.
    Wang, Xiaojing
    Takabayashi, Alain Yuji
    Sattari, Hamed
    Quack, Niels
    Jezzini, Moises
    Verheyen, Peter
    Stemme, Goran
    Bogaerts, Wim
    Gylfason, Kristinn B.
    Niklaus, Frank
    SILICON PHOTONICS XVI, 2021, 11691