Hardware-Efficient Two-Stage Saliency Detection

被引:0
|
作者
Wu, Shih-Yi [1 ]
Lin, Yu-Sheng [1 ]
Tu, Wei-Chih [1 ]
Chien, Shao-Yi [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Media IC & Syst Lab, BL-421,1,Sec 4,Roosevelt Rd, Taipei 106, Taiwan
关键词
IMAGE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Saliency detection, or salient object detection, is an essential pre-processing step for many computer vision applications. It extracts the most conspicuous part of an image and reduces the computation and transmission requirement. This ability is desired for end devices with limited hardware resources. However, existing algorithms are not suitable for hardware implementation. Traditional works usually build upon manually designed priors, and their computations usually involve irregular memory access. Recently, deep learning based algorithms have demonstrated superior performance, while they require a large number of parameters and computation. In this paper, we propose a hardware-efficient algorithm for salient object detection. Our algorithm first uses a lightweight CNN to predict a coarse saliency map, which is then refined to obtain the boundary-accurate saliency map. We demonstrate that our two stage algorithm can achieve favorable performance compared to existing methods while being more hardware-efficient regarding computation and memory requirement.
引用
下载
收藏
页码:205 / 210
页数:6
相关论文
共 50 条
  • [41] Hardware-Efficient Bilateral Filtering for Stereo Matching
    Yang, Qingxiong
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2014, 36 (05) : 1026 - 1032
  • [42] Construction and Hardware-Efficient Decoding of Raptor Codes
    Zeineddine, Hady
    Mansour, Mohammad M.
    Puri, Ranjit
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2011, 59 (06) : 2943 - 2960
  • [43] Computing with Biophysical and Hardware-Efficient Neural Models
    Selyunin, Konstantin
    Hasani, Ramin M.
    Ratasich, Denise
    Bartocci, Ezio
    Grosu, Radu
    ADVANCES IN COMPUTATIONAL INTELLIGENCE, IWANN 2017, PT I, 2017, 10305 : 535 - 547
  • [44] A Hardware-Efficient Deblocking Filter Design for HEVC
    Fang, Chih-Chung
    Chen, I-Wen
    Chang, Tian-Sheuan
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1786 - 1789
  • [45] A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy
    Ansari, Mohammad Saeed
    Cockburn, Bruce F.
    Han, Jie
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 928 - 931
  • [46] HARDWARE-EFFICIENT ENCRYPTION ENCODER AND DECODER UNIT
    Adamo, Oluwayomi
    Fu, Shengli
    Varanasi, Murali
    2008 IEEE MILITARY COMMUNICATIONS CONFERENCE: MILCOM 2008, VOLS 1-7, 2008, : 1062 - 1067
  • [47] Two-stage Hardware-Friendly Epileptic Seizure Detection Method with a Dynamic Feature Selection
    Razi, Keyvan Farhang
    Schmid, Alexandre
    2021 43RD ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE & BIOLOGY SOCIETY (EMBC), 2021, : 156 - 159
  • [48] Multichannel two-stage detection of signals
    Sosulin, YG
    Gavrilov, KY
    Wojtkiewicz, A
    Nalecz, M
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2000, 36 (03) : 793 - 809
  • [49] An Efficient Crossing-Line Crowd Counting Algorithm with Two-Stage Detection
    Xiao, Zhenqiu
    Yang, Bin
    Tjahjadi, Desy
    CMC-COMPUTERS MATERIALS & CONTINUA, 2019, 60 (03): : 1141 - 1154
  • [50] Feature Selection for SAR Target Discrimination and Efficient Two-Stage Detection Method
    Jeong, Nam-Hoon
    Choi, Jae-Ho
    Lee, Geon
    Park, Ji-Hoon
    Kim, Kyung-Tae
    REMOTE SENSING, 2022, 14 (16)