Construction and Hardware-Efficient Decoding of Raptor Codes

被引:6
|
作者
Zeineddine, Hady [1 ]
Mansour, Mohammad M. [1 ]
Puri, Ranjit [2 ]
机构
[1] Amer Univ Beirut, Dept Elect & Comp Engn, Beirut 11072020, Lebanon
[2] Microsoft Corp, Redmond, WA 98052 USA
关键词
Algorithms; code construction; decoder architecture; iterative decoding; low-density parity-check codes; raptor codes; rate-less;
D O I
10.1109/TSP.2011.2114655
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Raptor codes are a class of concatenated codes composed of a fixed-rate precode and a Luby-transform (LT) code that can be used as rateless error-correcting codes over communication channels. These codes have the atypical features of dynamic code-rate, highly irregular Tanner graph check-degree distribution, random LT-code structure, and LT-precode concatenation, which render a hardware-efficient decoder implementation achieving good error-correcting performance a challenging task. In this paper, the design of hardware-efficient Raptor decoders with good performance is addressed through joint optimizations targeting 1) the code construction, 2) decoding schedule, and 3) decoder architecture. First, random encoding is decoupled by developing a two-stage LT-code construction scheme that embeds structural features in the LT-graph that are amenable to efficient implementation while guaranteeing good performance. An LT-aware LDPC precode construction methodology that ensures architectural-compatibility with the structured LT code is also proposed. Second, a decoding schedule is optimized to reduce memory cost and account for processing workload-variability caused by the varying code rate. Third, to address the problems of check-degree irregularity and hardware underutilization, a novel reconfigurable check unit that attains a constant throughput while processing a varying number of LT and LDPC nodes is presented. These design steps collectively are employed to generate serial and partially-parallel decoder architectures. A Raptor code instance constructed using the proposed method having LT data-block length of 1210 is shown to outperform or closely match the performance of conventional LDPC codes over the code-rate range [0.4, 2/3]. The corresponding hardware serial decoder is synthesized using 65-nm CMOS technology and achieves a throughput of 22 Mb/s at rate 0.4 for a BER of 10(-6), dissipates an average power of 222 mW at 1.2 V, and occupies an area of 1.77 mm(2).
引用
收藏
页码:2943 / 2960
页数:18
相关论文
共 50 条
  • [1] Hardware-Efficient Quantized Polar Decoding with Optimized Lookup Table
    Koike-Akino, Toshiaki
    Wang, Ye
    Cayci, Semih
    Millar, David S.
    Kojima, Keisuke
    Parsons, Kieran
    [J]. 2019 24TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC) AND 2019 INTERNATIONAL CONFERENCE ON PHOTONICS IN SWITCHING AND COMPUTING (PSC), 2019,
  • [2] Efficient decoding algorithm for raptor codes for multimedia broadcast services
    Heo, J.
    Kim, S. W.
    Kim, J. Y.
    [J]. 2008 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2008, : 161 - 162
  • [3] Efficient Soft Decoding of Raptor Codes for Satellite Broadcasting System
    Zhang, M.
    Kim, S.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL APPLICATIONS (CISIA 2015), 2015, 18 : 122 - 124
  • [4] Soft Decoding for Raptor Codes with an Efficient Early Termination Algorithm
    Zhang, Meixiang
    Kim, Sooyoung
    Kim, Won-Yong
    Cho, Yong-Hoon
    [J]. 18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,
  • [5] Verification decoding of Raptor codes
    Karp, R
    Luby, M
    Shokrollahi, A
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), VOLS 1 AND 2, 2005, : 1310 - 1314
  • [6] Hardware-efficient error-correcting codes for large nuclear spins
    Gross, Jonathan A.
    Godfrin, Clement
    Blais, Alexandre
    Dupont-Ferrier, Eva
    [J]. PHYSICAL REVIEW APPLIED, 2024, 22 (01):
  • [7] High Performance and Hardware-Efficient Approximate BPF Decoder for Polar codes
    Cui, Yuxuan
    Yan, Chenggang
    Liu, Weiqiang
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [8] Decoding of Raptor codes on embedded systems
    Mladenov, Todor
    Nooshabadi, Saeid
    Montiel-Nelson, Juan A.
    Kim, Kiseon
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (05) : 375 - 382
  • [9] Decoding with early termination for Raptor codes
    AbdulHussein, Ali
    Oka, Anand
    Lampe, Lutz
    [J]. IEEE COMMUNICATIONS LETTERS, 2008, 12 (06) : 444 - 446
  • [10] Hardware-Oriented Construction of a Family of Rate-Compatible Raptor Codes
    Zeineddine, Hady
    Jalloul, Louay M. A.
    Mansour, Mohammad M.
    [J]. IEEE COMMUNICATIONS LETTERS, 2014, 18 (07) : 1131 - 1134