Hardware-Efficient Two-Stage Saliency Detection

被引:0
|
作者
Wu, Shih-Yi [1 ]
Lin, Yu-Sheng [1 ]
Tu, Wei-Chih [1 ]
Chien, Shao-Yi [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Media IC & Syst Lab, BL-421,1,Sec 4,Roosevelt Rd, Taipei 106, Taiwan
关键词
IMAGE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Saliency detection, or salient object detection, is an essential pre-processing step for many computer vision applications. It extracts the most conspicuous part of an image and reduces the computation and transmission requirement. This ability is desired for end devices with limited hardware resources. However, existing algorithms are not suitable for hardware implementation. Traditional works usually build upon manually designed priors, and their computations usually involve irregular memory access. Recently, deep learning based algorithms have demonstrated superior performance, while they require a large number of parameters and computation. In this paper, we propose a hardware-efficient algorithm for salient object detection. Our algorithm first uses a lightweight CNN to predict a coarse saliency map, which is then refined to obtain the boundary-accurate saliency map. We demonstrate that our two stage algorithm can achieve favorable performance compared to existing methods while being more hardware-efficient regarding computation and memory requirement.
引用
下载
收藏
页码:205 / 210
页数:6
相关论文
共 50 条
  • [31] Filtering and Refinement: A Two-Stage Approach for Efficient and Effective Anomaly Detection
    Yu, Xiao
    Tang, Lu An
    Han, Jiawei
    2009 9TH IEEE INTERNATIONAL CONFERENCE ON DATA MINING, 2009, : 617 - 626
  • [32] An Efficient Two-Stage Network Intrusion Detection System in the Internet of Things
    Zhang, Hongpo
    Zhang, Bo
    Huang, Lulu
    Zhang, Zhaozhe
    Huang, Haizhaoyang
    INFORMATION, 2023, 14 (02)
  • [33] Hardware-efficient interval analysis based collision detection and avoidance for mobile robots
    Vyas, Anjal
    Vachhani, Leena
    Sridharan, K.
    MECHATRONICS, 2019, 62
  • [34] A hardware-efficient DAC for direct digital synthesis
    Jensen, HT
    Galton, I
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 97 - 100
  • [35] A 100MHz Hardware-Efficient Boost Cascaded Face Detection Design
    Wong, Wei-Su
    Chen, Chih-Rung
    Chiu, Ching-Te
    2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 3237 - 3240
  • [36] Maximally efficient two-stage screening
    Berger, T
    Mandell, JW
    Subrahmanya, P
    BIOMETRICS, 2000, 56 (03) : 833 - 840
  • [37] Efficient two-stage turbocharging engine
    不详
    HYDROCARBON PROCESSING, 2011, 90 (08): : 21 - 23
  • [38] Hardware-Efficient Local Extrema Detection for Scale-Space Extrema Detection in SIFT Algorithm
    Ito, Kazuhito
    Hayashi, Hiroki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (12) : 2507 - 2510
  • [39] On Constructing Secure and Hardware-Efficient Invertible Mappings
    Dubrova, Elena
    2016 IEEE 46TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2016), 2016, : 211 - 216
  • [40] Hardware-Efficient Autonomous Quantum Memory Protection
    Leghtas, Zaki
    Kirchmair, Gerhard
    Vlastakis, Brian
    Schoelkopf, Robert J.
    Devoret, Michel H.
    Mirrahimi, Mazyar
    PHYSICAL REVIEW LETTERS, 2013, 111 (12)