Thermal-aware Preemptive Test Scheduling for Network-on-Chip based 3D ICs

被引:0
|
作者
Manna, Kanchan [1 ]
Sagar, Chatla Swamy [2 ]
Chattopadhyay, Santanu [2 ]
Sengupta, Indranil [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
[2] Indian Inst Technol, Dept Elect & Elect Comm Engn, Kharagpur 721302, W Bengal, India
关键词
OPTIMIZATION;
D O I
10.1109/ISVLSI.2016.75
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recently proposed three-dimensional (3D) integration promises to enhance the system performance. However, it poses several test challenges. Thermal safety of the 3D system is the foremost concern. Testing of the system plays an important role to improve the yield. This work presents a thermal-aware core test scheduling technique in 3D stacked multicore system using Particle Swarm Optimization (PSO) strategy. To improve the solution quality, the basic PSO has been augmented with multiple PSO operations. The proposed strategy has been compared with other the techniques available in the literature. Thermal-safety has been achieved by providing nominal sacrifice in the test time. The experimental results project the improvement over other state-of-the-art strategies.
引用
收藏
页码:529 / 534
页数:6
相关论文
共 50 条
  • [1] Multicast-Based Testing and Thermal-Aware Test Scheduling for 3D ICs with a Stacked Network-on-Chip
    Xiang, Dong
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (09) : 2767 - 2779
  • [2] Distributed Thermal-Aware Task Scheduling for 3D Network-on-Chip
    Cui, Yingnan
    Zhang, Wei
    Yu, Hao
    [J]. 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 494 - 495
  • [3] Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems
    Manna, Kanchan
    Sagar, Chatla Swami
    Chattopadhyay, Santanu
    Sengupta, Indranil
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (01)
  • [4] Dynamic Buffer Allocation for Thermal-aware 3D Network-on-Chip Systems
    Chou, Ciao-Ting
    Lin, Yen-Po
    Chiang, Kai-Yu
    Chen, Kun-Chih
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [5] A Thermal-Aware Mapping Algorithm for 3D Mesh Network-on-Chip Architecture
    Feng, Gui
    Ge, Fen
    Yu, Shuang
    Wu, Ning
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [6] Thermal-Aware 3D Network-On-Chip (3D NoC) Designs: Routing Algorithms and Thermal Managements
    Chen, Kun-Chih
    Chao, Chih-Hao
    Wu, An-Yeu
    [J]. IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2015, 15 (04) : 45 - 69
  • [7] Thermal-aware test scheduling using network-on-chip under multiple clock rates
    Salamy, Hassan
    Harmanani, Haidar M.
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (03) : 408 - 424
  • [8] Thermal-Aware Router-Sharing Architecture for 3D Network-on-Chip Designs
    Huang, Yong-Ruei
    Pan, Jia-Hong
    Lu, Yi-Chang
    [J]. PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1087 - 1090
  • [9] Thermal-aware Dynamic Weighted Adaptive Routing Algorithm for 3D Network-on-Chip
    Kaleem, Muhammad
    Bin Isnin, Ismail Fauzi
    [J]. INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2021, 12 (11) : 342 - 348
  • [10] MSP based thermal-aware mapping approach for 3D Network-on-Chip under performance constraints
    Feng, Gui
    Ge, Fen
    Wu, Ning
    Zhou, Lei
    Liu, Jing
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (07):