Distributed Thermal-Aware Task Scheduling for 3D Network-on-Chip

被引:0
|
作者
Cui, Yingnan [1 ]
Zhang, Wei [1 ]
Yu, Hao
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The development of 3D integration technology significantly improves the bandwidth of network-on-chip (NoC) system. However, the 3D technology-enabled high integration density also brings severe concerns of temperature increase, which may impair system reliability and degrade the performance. Task scheduling has been regarded as one effective approach in eliminating thermal hotspot without introducing hardware overhead. However, centralized thermal-aware task scheduling algorithms for 3D-NoC have been limited for incurring high computational complexity as the system scale increase. In this paper, we propose a distributed agent-based thermal-aware task scheduling algorithm for 3D-NoC which shows high scheduling efficiency and high scalability. Experimental results have shown that when compared to the centralized algorithms, our algorithm can achieve up to 13 degrees C reduction in peak temperature of the system without sacrificing performance.
引用
收藏
页码:494 / 495
页数:2
相关论文
共 50 条
  • [1] Thermal-aware Preemptive Test Scheduling for Network-on-Chip based 3D ICs
    Manna, Kanchan
    Sagar, Chatla Swamy
    Chattopadhyay, Santanu
    Sengupta, Indranil
    [J]. 2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 529 - 534
  • [2] Dynamic Buffer Allocation for Thermal-aware 3D Network-on-Chip Systems
    Chou, Ciao-Ting
    Lin, Yen-Po
    Chiang, Kai-Yu
    Chen, Kun-Chih
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [3] A Thermal-Aware Mapping Algorithm for 3D Mesh Network-on-Chip Architecture
    Feng, Gui
    Ge, Fen
    Yu, Shuang
    Wu, Ning
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [4] Thermal-Aware 3D Network-On-Chip (3D NoC) Designs: Routing Algorithms and Thermal Managements
    Chen, Kun-Chih
    Chao, Chih-Hao
    Wu, An-Yeu
    [J]. IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2015, 15 (04) : 45 - 69
  • [5] Multicast-Based Testing and Thermal-Aware Test Scheduling for 3D ICs with a Stacked Network-on-Chip
    Xiang, Dong
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (09) : 2767 - 2779
  • [6] Thermal-Aware Router-Sharing Architecture for 3D Network-on-Chip Designs
    Huang, Yong-Ruei
    Pan, Jia-Hong
    Lu, Yi-Chang
    [J]. PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1087 - 1090
  • [7] Thermal-aware Dynamic Weighted Adaptive Routing Algorithm for 3D Network-on-Chip
    Kaleem, Muhammad
    Bin Isnin, Ismail Fauzi
    [J]. INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2021, 12 (11) : 342 - 348
  • [8] Thermal-Aware Task Scheduling for 3D-Network-on-Chip: A Bottom to Top Scheme
    Cui, Yingnan
    Zhang, Wei
    Chaturvedi, Vivek
    Liu, Weichen
    He, Bingsheng
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (01)
  • [9] Thermal-Aware Task Scheduling for 3D Multicore Processors
    Zhou, Xiuyi
    Yang, Jun
    Xu, Yi
    Zhang, Youtao
    Zhao, Jianhua
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2010, 21 (01) : 60 - 71
  • [10] Thermal-aware Test Scheduling Strategy for Network-on-Chip based Systems
    Manna, Kanchan
    Sagar, Chatla Swami
    Chattopadhyay, Santanu
    Sengupta, Indranil
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (01)