共 50 条
- [41] Thermal-aware Task Scheduling for 3D-Network-on-Chip: A Bottom-to-Top Scheme [J]. 2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 224 - 227
- [42] Correlation-Graph-based Temperature Sensor Allocation for Thermal-aware Network-on-Chip Systems [J]. 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 210 - 213
- [43] Thermal-aware multifrequency network-on-chip testing using particle swarm optimisation [J]. Int. J. High Perform. Syst. Archit, 3 (141-152):
- [46] Thermal-aware testing of network-on-chip using multiple-frequency clocking [J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 46 - +
- [47] Thermal-aware Energy Optimization by Synthesizing Firm 3-D Network-on-Chip with Voltage-Frequency Islands [J]. 2014 SIXTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2014, : 782 - 786
- [49] Session-less based Thermal-aware 3D-SIC Test Scheduling [J]. 2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
- [50] Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling [J]. COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 23 - 30