Thermal-aware Preemptive Test Scheduling for Network-on-Chip based 3D ICs

被引:0
|
作者
Manna, Kanchan [1 ]
Sagar, Chatla Swamy [2 ]
Chattopadhyay, Santanu [2 ]
Sengupta, Indranil [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
[2] Indian Inst Technol, Dept Elect & Elect Comm Engn, Kharagpur 721302, W Bengal, India
关键词
OPTIMIZATION;
D O I
10.1109/ISVLSI.2016.75
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recently proposed three-dimensional (3D) integration promises to enhance the system performance. However, it poses several test challenges. Thermal safety of the 3D system is the foremost concern. Testing of the system plays an important role to improve the yield. This work presents a thermal-aware core test scheduling technique in 3D stacked multicore system using Particle Swarm Optimization (PSO) strategy. To improve the solution quality, the basic PSO has been augmented with multiple PSO operations. The proposed strategy has been compared with other the techniques available in the literature. Thermal-safety has been achieved by providing nominal sacrifice in the test time. The experimental results project the improvement over other state-of-the-art strategies.
引用
收藏
页码:529 / 534
页数:6
相关论文
共 50 条
  • [41] Thermal-aware Task Scheduling for 3D-Network-on-Chip: A Bottom-to-Top Scheme
    Cui, Yingnan
    Zhang, Wei
    Chaturvedi, Vivek
    Liu, Weichen
    He, Bingsheng
    [J]. 2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 224 - 227
  • [42] Correlation-Graph-based Temperature Sensor Allocation for Thermal-aware Network-on-Chip Systems
    Chen, Kun-Chih
    Lin, Yen-Po
    Chiang, Kai-Yu
    Chen, Yu-Hsien
    [J]. 2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 210 - 213
  • [43] Thermal-aware multifrequency network-on-chip testing using particle swarm optimisation
    School of Information Technology, Indian Institute of Technology Kharagpur, Kharagpur
    721302, India
    不详
    721302, India
    不详
    721302, India
    [J]. Int. J. High Perform. Syst. Archit, 3 (141-152):
  • [44] A survey on mapping and scheduling techniques for 3D Network-on-chip
    Kaur, Simran Preet
    Ghose, Manojit
    Pathak, Ananya
    Patole, Rutuja
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 147
  • [45] Thermal-Aware Task Scheduling in 3D Chip Multiprocessor with Real-Time Constrained Workloads
    Li, Jiayin
    Qiu, Meikang
    Niu, Jian-Wei
    Yang, Laurence T.
    Zhu, Yongxin
    Ming, Zhong
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12 (02)
  • [46] Thermal-aware testing of network-on-chip using multiple-frequency clocking
    Liu, Chunsheng
    Iyengar, Vikram
    Pradhan, D. K.
    [J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 46 - +
  • [47] Thermal-aware Energy Optimization by Synthesizing Firm 3-D Network-on-Chip with Voltage-Frequency Islands
    Jin, Song
    Liu, Jun
    Wang, Yu
    [J]. 2014 SIXTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2014, : 782 - 786
  • [48] Thermal-Aware Scheduling for Future Chip Multiprocessors
    Stavrou, Kyriakos
    Trancoso, Pedro
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2007, (01)
  • [49] Session-less based Thermal-aware 3D-SIC Test Scheduling
    Flottes, Marie-Lise
    Azevedo, Joao
    Di Natale, Giorgio
    Rouzeyre, Bruno
    [J]. 2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
  • [50] Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling
    Guo, Wei
    Zhang, Minxuan
    Li, Peng
    Yao, Chaoyun
    Zhou, Hongwei
    [J]. COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 23 - 30