Thermal-aware Preemptive Test Scheduling for Network-on-Chip based 3D ICs

被引:0
|
作者
Manna, Kanchan [1 ]
Sagar, Chatla Swamy [2 ]
Chattopadhyay, Santanu [2 ]
Sengupta, Indranil [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
[2] Indian Inst Technol, Dept Elect & Elect Comm Engn, Kharagpur 721302, W Bengal, India
关键词
OPTIMIZATION;
D O I
10.1109/ISVLSI.2016.75
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recently proposed three-dimensional (3D) integration promises to enhance the system performance. However, it poses several test challenges. Thermal safety of the 3D system is the foremost concern. Testing of the system plays an important role to improve the yield. This work presents a thermal-aware core test scheduling technique in 3D stacked multicore system using Particle Swarm Optimization (PSO) strategy. To improve the solution quality, the basic PSO has been augmented with multiple PSO operations. The proposed strategy has been compared with other the techniques available in the literature. Thermal-safety has been achieved by providing nominal sacrifice in the test time. The experimental results project the improvement over other state-of-the-art strategies.
引用
收藏
页码:529 / 534
页数:6
相关论文
共 50 条
  • [21] ATAR: An Adaptive Thermal-Aware Routing Algorithm for 3-D Network-on-Chip Systems
    Dash, Ranjita
    Majumdar, Amartya
    Pangracious, Vinod
    Turuk, Ashok Kumar
    Risco-Martin, Jose L.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (12): : 2122 - 2129
  • [22] Floorplanning 1024 Cores in a 3D-Stacked Network-on-Chip with Thermal-Aware Redistribution
    Chien, Jui-Hung
    Lung, Chiao-Ling
    Hsu, Chin-Chi
    Chou, Yung-Fa
    Kwai, Ding-Ming
    [J]. 2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
  • [23] Thermal-aware TSV Repair for Electromigration in 3D ICs
    Wang, Shengcheng
    Tahoori, Mehdi B.
    Chakrabarty, Krishnendu
    [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1291 - 1296
  • [24] Thermal-aware steiner routing for 3D stacked ICs
    Pathak, Mohit
    Lim, Sung Kyu
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 205 - 211
  • [25] Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
    Ma, Yuchun
    Li, Xin
    Wang, Yu
    Hong, Xianlong
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12): : 2979 - 2989
  • [26] Thermal-aware Power Network Design for IR Drop Reduction in 3D ICs
    Li, Zuowei
    Ma, Yuchun
    Zhou, Qiang
    Cai, Yici
    Wang, Yu
    Huang, Tingting
    Xie, Yuan
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 47 - 52
  • [27] A Thermal-Aware Power Allocation Method for Optical Network-on-Chip
    Cao, Rong
    Yang, Yintang
    Gu, Huaxi
    Huang, Lei
    [J]. IEEE ACCESS, 2018, 6 : 61176 - 61183
  • [28] An efficient energy and thermal-aware mapping for regular network-on-chip
    Xu, Changqing
    Liu, Yi
    Zhu, Zhangming
    Yang, YinTang
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (17):
  • [29] Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design
    Manna, Kanchan
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    Sengupta, Indranil
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (04) : 528 - 542
  • [30] A Method for Integrating Network-on-chip Topologies with 3D ICs
    Kumar, M. Pawan
    Kumar, Anish S.
    Murali, Srinivasan
    Benini, Luca
    Veezhinathan, Kamakoti
    [J]. 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 60 - 65