A Subthreshold Surface Potential Model to Study the effect of Dual Material Gate in Gate All Around n-TFETs

被引：0
|
作者：
Ghosh, Sayani [1 ]
Sarkar, Chandan K. [1 ]
机构：
[1] Jadavpur Univ, Dept Elect & Telecommun Engg, Kolkata, India
来源：
PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS) | 2012年
关键词：
Gate All Around (GAA); TFET; Dual Material Gate; Surface Potential; TUNNEL FET;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, an analytical Pseudo 2D model of surface potential for dual material surrounding gate tunneling field effect transistor (TFET) is presented. The major drawback of the TFET is low ON- current and its poor immunity against the Drain induced barrier lowering effects. These drawbacks can be alleviated by using dual material gate without disturbing other performance parameters. This paper present a simple pseudo 2 dimensional analysis of the surface potential, to study the effect of dual material gate on the I-d-V-g characteristics, potential energy, electric field and surface potential of a GAA n-TFET.
引用
收藏
页码：153 / 156
页数：4
相关论文
共 50 条
  • [31] Analytical Drain Current Modeling and Simulation of Triple Material Gate-All-Around Heterojunction TFETs Considering Depletion Regions
    Usha, C.
    Vimala, P.
    SEMICONDUCTORS, 2020, 54 (12) : 1634 - 1640
  • [32] A ballistic model for subthreshold current and threshold voltage of the dual-material-gate nanosheet MOSFET
    Chiang, Te-Kuang
    MICRO AND NANOSTRUCTURES, 2024, 187
  • [33] A new compact subthreshold behavior model for dual-material surrounding gate (DMSG) MOSFETs
    Chiang, T. K.
    SOLID-STATE ELECTRONICS, 2009, 53 (05) : 490 - 496
  • [34] Surface-Potential-Based Drain Current Model of Gate-All-Around Tunneling FETs
    Chen, Zhanhang
    Shan, Haoliang
    Ding, Ziyi
    Wu, Xia
    Cen, Xiaolin
    Ma, Xiaoyu
    Deng, Wanling
    Huang, Junkai
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 948 - 955
  • [35] A pseudo 2-D surface potential model of a dual material double gate junctionless field effect transistor
    Ashutosh Kumar Agrawal
    P. N. V. R. Koutilya
    M. Jagadesh Kumar
    Journal of Computational Electronics, 2015, 14 : 686 - 693
  • [36] A pseudo 2-D surface potential model of a dual material double gate junctionless field effect transistor
    Agrawal, Ashutosh Kumar
    Koutilya, P. N. V. R.
    Kumar, M. Jagadesh
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (03) : 686 - 693
  • [37] Analytic Models for Electric Potential and Subthreshold Swing of the Dual-Material Double-Gate MOSFET
    Xiang, Ping
    Ding, Zhihao
    Hu, Guangxi
    Ri, Hui Chol
    Liu, Ran
    Wang, Lingli
    Zhou, Xing
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [38] Dual-Gate and Gate-All-Around Polycrystalline Silicon Nanowires Field Effect Transistors: Simulation and Characterization
    Salaun, A-C.
    Le Borgne, B.
    Pichon, L.
    THIN FILM TRANSISTOR TECHNOLOGIES 14 (TFTT 14), 2018, 86 (11): : 79 - 88
  • [39] A Pseudo-2-D-Analytical Model of Dual Material Gate All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2264 - 2270
  • [40] Analytical Modeling and Simulation of Dual Material Double Gate All Around Tunnel Field Effect Transistor using MATLAB
    Bharathi, Helen Ramya R.
    Karthikeyan, P.
    2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
12345