A Subthreshold Surface Potential Model to Study the effect of Dual Material Gate in Gate All Around n-TFETs

被引:0
|
作者
Ghosh, Sayani [1 ]
Sarkar, Chandan K. [1 ]
机构
[1] Jadavpur Univ, Dept Elect & Telecommun Engg, Kolkata, India
关键词
Gate All Around (GAA); TFET; Dual Material Gate; Surface Potential; TUNNEL FET;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, an analytical Pseudo 2D model of surface potential for dual material surrounding gate tunneling field effect transistor (TFET) is presented. The major drawback of the TFET is low ON- current and its poor immunity against the Drain induced barrier lowering effects. These drawbacks can be alleviated by using dual material gate without disturbing other performance parameters. This paper present a simple pseudo 2 dimensional analysis of the surface potential, to study the effect of dual material gate on the I-d-V-g characteristics, potential energy, electric field and surface potential of a GAA n-TFET.
引用
收藏
页码:153 / 156
页数:4
相关论文
共 50 条
  • [41] Analytical Modeling and Simulation of Dual Material Double Gate All Around Tunnel Field Effect Transistor using MATLAB
    Bharathi, Helen Ramya R.
    Karthikeyan, P.
    2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
  • [42] A Compact Model of Gate Capacitance in Ballistic Gate-all-around Carbon Nanotube Field Effect Transistors
    Dixit, A.
    Gupta, N.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2021, 34 (07): : 1718 - 1724
  • [43] A compact model of gate capacitance in ballistic gate-all-around carbon nanotube field effect transistors
    Dixit A.
    Gupta N.
    International Journal of Engineering, Transactions A: Basics, 2021, 34 (07): : 1718 - 1724
  • [44] Dual Material Gate-Gate Stack-Elliptical Gate All Around (DMG-GS-EG) MOSFET - A Novel Device Concept for Improved Performance
    Pandey, Priyanka
    Puri, Pooja
    Kaur, Harsupreet
    2018 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2018,
  • [45] Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-all-around-based MOSFETs
    El Hamid, Hamdy Abd
    Iniguez, Benjamin
    Guitart, Jaume Roig
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 572 - 579
  • [46] A Numerical Model of GaN based Cylindrical Junctionless Gate All Around MOSFET for Subthreshold region at Cryogenic Temperatures
    Rewari, Sonam
    Nath, Vandana
    Haldar, Subhasis
    Deswal, S. S.
    Gupta, R. S.
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 422 - 427
  • [47] New subthreshold performance analysis of germanium based dual halo gate stacked triple material surrounding gate tunnel field effect transistor
    Venkatesh, M.
    Balamurugan, N. B.
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 130 : 485 - 498
  • [48] Analytical modeling for 3D potential distribution of rectangular gate (RecG) gate-all-around (GAA) MOSFET in subthreshold and strong inversion regions
    Sharma, Dheeraj
    Vishvakarma, Santosh Kumar
    MICROELECTRONICS JOURNAL, 2012, 43 (06) : 358 - 363
  • [49] Subthreshold Kink Effect in Gate-All-Around MOSFETs Based on Void Embedded Silicon on Insulator Technology
    Liu, Yuxin
    Liu, Qiang
    Chen, Jin
    Mu, Zhiqiang
    Wei, Xing
    Yu, Wenjie
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 941 - 947
  • [50] A facile route to Si nanowire gate-all-around field effect transistors with a steep subthreshold slope
    Lee, Jae-Hyun
    Kim, Byung-Sung
    Choi, Soon-Hyung
    Jang, Yamujin
    Hwang, Sung Woo
    Whang, Dongmok
    NANOSCALE, 2013, 5 (19) : 8968 - 8972