VHDL - Mentor masters graphical entry for VHDL/Verilog

被引：0

|

作者：

Mann, D

机构：

来源：

ELECTRONIC ENGINEERING | 1997年 / 69卷 / 843期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：27 / 27

页数：1

相关论文

共 50 条

[1] VHDL and Verilog fundamentals
EDN, 3 (163):
[2] THE VERILOG VHDL WARS ARE ENDING
COOLEY, J
EDN, 1994, 39 (12) : 228 - 228
[3] Verilog and VHDL going analog
不详
COMPUTER DESIGN, 1997, 36 (02): : 40 - 40
[4] VERILOG-VHDL INTEROPERABILITY
BERMAN, V
CAPLOW, S
ELECTRONIC DESIGN, 1994, 42 (16) : 68 - 69
[5] VHDL & Verilog compared & contrasted - Plus modeled example written in VHDL, Verilog and C.
Smith, DJ
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 771 - 776
[6] Verilog-VHDL Simulation Interoperability
胡燕翔
刘明业
Journal of Beijing Institute of Technology(English Edition), 2003, (English Edition) : 124 - 128
[7] MIXING VHDL AND VERILOG HDL MODELS
FAZAKERLY, W
COMPUTER DESIGN, 1993, 32 (08): : A20 - &
[8] GATEWAY TO SUPPORT VHDL ON VERILOG XL
HARDING, B
COMPUTER DESIGN, 1989, 28 (10): : 23 - 23
[9] Verilog-VHDL Simulation Interoperability
胡燕翔
刘明业
Journal of Beijing Institute of Technology, 2003, (S1) : 124 - 128
[10] FPGAS SUIT VERILOG AND VHDL SYNTHESIS
GALLANT, J
EDN, 1995, 40 (21) : 20 - 20

← 1 2 3 4 5 →