Optimizing power efficiency for 3D stacked GPU-in-memory architecture

被引:8
|
作者
Wen, Wen [1 ]
Yang, Jun [1 ]
Zhang, Youtao [2 ]
机构
[1] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA USA
[2] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA USA
基金
美国国家科学基金会;
关键词
GPU; Stacked memory; NoC; Power efficiency; FUTURE;
D O I
10.1016/j.micpro.2017.01.005
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the prevalence of data-centric computing, the key to achieving energy efficiency is to reduce the latency and energy cost of data movement. Near data processing (NDP) is a such technique which, instead of moving data around, moves computing closer to where data is stored. The emerging 3D stacked memory brings such opportunities for achieving both high power-efficiency as well as less data movement overheads. In this paper, we exploit power efficient NDP architectures using the 3D stacked memory. We integrate the programmable GPU streaming multiprocessors into the NDP architectures, in order to fully exploit the bandwidth provided by 3D stacked memory. In addition, we study the tradeoffs between area, performance and power of the NDP components, especially the NoC designs. Our experimental results show that, compared to traditional architectures, the proposed GPU based NDP architectures can achieve up to 43.8% reduction in EDP and 41.9% improvement in power efficiency in terms of performance-per-Watt. (C) 2017 Elsevier B.V. All rights reserved.
引用
收藏
页码:44 / 53
页数:10
相关论文
共 50 条
  • [1] Optimizing GPU Energy Efficiency with 3D Die-Stacking Graphics Memory and Reconfigurable Memory Interface
    Zhao, Jishen
    Sun, Guangyu
    Loh, Gabriel H.
    Xie, Yuan
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 10 (04)
  • [2] Exploring Stacked Main Memory Architecture for 3D GPGPUs
    Zhang, Yuang
    Li, Li
    Jantsch, Axel
    Lu, Zhonghai
    Gao, Minglun
    Fu, Yuxiang
    Pan, Hongbing
    [J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [3] Exploiting GPU with 3D Stacked Memory to Boost Performance for Data-Intensive Applications
    Wen, Hao
    Zhang, Wei
    [J]. 2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
  • [4] Cooperative cache memory (CCM) based on the performance efficiency for 3D stacked memory system
    Lim, Hongyeol
    Park, Gi-Ho
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (12):
  • [5] Parana: A Parallel Neural Architecture Considering Thermal Problem of 3D Stacked Memory
    Yin, Shouyi
    Tang, Shibin
    Lin, Xinhan
    Ouyang, Peng
    Tu, Fengbin
    Liu, Leibo
    Zhao, Jishen
    Xu, Cong
    Li, Shuangcheng
    Xie, Yuan
    Wei, ShaoJun
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (01) : 146 - 160
  • [6] Exploiting Parallelism for CNN Applications on 3D Stacked Processing-In-Memory Architecture
    Wang, Yi
    Chen, Weixuan
    Yang, Jing
    Li, Tao
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (03) : 589 - 600
  • [7] Low-Power Motion Estimation Processor with 3D Stacked Memory
    Zhang, Shuping
    Zhou, Jinjia
    Zhou, Dajiang
    Kimura, Shinji
    Goto, Satoshi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (07) : 1431 - 1441
  • [8] 3D Workload Subsetting for GPU architecture Pathfinding
    George, Vinod Mohan
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2015, : 130 - 139
  • [9] A 3D Stacked High Performance Scalable Architecture for 3D Fourier Transform
    Voicu, George R.
    Enachescu, Marius
    Cotofana, Sorin D.
    [J]. 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 498 - 499
  • [10] 3D GPU Architecture using Cache Stacking: Performance, Cost, Power and Thermal analysis
    Al Maashri, Ahmed
    Sun, Guangyu
    Dong, Xiangyu
    Narayanan, Vijay
    Xie, Yuan
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 254 - 259