3D GPU Architecture using Cache Stacking: Performance, Cost, Power and Thermal analysis

被引:0
|
作者
Al Maashri, Ahmed [1 ]
Sun, Guangyu [1 ]
Dong, Xiangyu [1 ]
Narayanan, Vijay [1 ]
Xie, Yuan [1 ]
机构
[1] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graphics Processing Units (GPUs) offer tremendous computational and processing power. The architecture requires high communication bandwidth and lower latency between computation units and caches. 3D die-stacking technology is a promising approach to meet such requirements. To the best of our knowledge no other study has investigated the implementation of 3D technology in GPUs. In this paper, we study the impact of stacking caches using the 3D technology on GPU performance. We also investigate the benefits of using 3D stacked MRAM on GPUs. Our work includes cost, power, and thermal analysis of the proposed architectural designs. Our results show a 53% geometric mean performance speedup for iso-cycle time architectures and about 19% for iso-cost architectures.
引用
收藏
页码:254 / 259
页数:6
相关论文
共 50 条
  • [1] A 3D stacking technology based reliable cache architecture
    Sun, Y. (yansun@nudt.edu.cn), 1600, Shanghai Jiaotong University (47):
  • [2] Performance Analysis for Stencil-Based 3D MPDATA Algorithm on GPU Architecture
    Rojek, Krzysztof
    Szustak, Lukasz
    Wyrzykowski, Roman
    PARALLEL PROCESSING AND APPLIED MATHEMATICS (PPAM 2013), PT I, 2014, 8384 : 145 - 154
  • [3] Optimizing power efficiency for 3D stacked GPU-in-memory architecture
    Wen, Wen
    Yang, Jun
    Zhang, Youtao
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 49 : 44 - 53
  • [4] 3D Implemented SRAM/DRAM Hybrid Cache Architecture for High-Performance and Low Power Consumption
    Inoue, Koji
    Hashiguchi, Shinya
    Ueno, Shinya
    Fukumoto, Naoto
    Murakami, Kazuaki
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [5] Test Cost Analysis for 3D Die-to-Wafer Stacking
    Taouil, Mottaqiallah
    Hamdioui, Said
    Beenakker, Kees
    Marinissen, Erik Jan
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 435 - 441
  • [6] Adaptive Stackable 3D Cache Architecture for Manycores
    Guthmuller, Eric
    Miro-Panades, Ivan
    Greiner, Alain
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 39 - 44
  • [7] Fine grained 3D cache architecture using high density TSVs
    Miro-Panades, Ivan
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [8] 3D Workload Subsetting for GPU architecture Pathfinding
    George, Vinod Mohan
    2015 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2015, : 130 - 139
  • [9] FDTD Analysis of 3D Lightning Problems with Material Uncertainties on GPU Architecture
    Pyrialakos, Georgios
    Zygiridis, Theodoros
    Kantarzis, Nikolaos
    Tsiboukis, Theodoros
    2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 577 - 582
  • [10] Thermal Performance Analysis of a 3D Package
    Tan, S. P.
    Che, F. X.
    Zhang, Xiaowu
    Teo, K. H.
    Gao, S.
    Pinjala, D.
    Hoe, Yen Yi Germaine
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 72 - 75