Design toots for 3D mixed mode placement

被引：0

作者：

Li, ZY ^{[1
]}

Yan, HX ^{[1
]}

Hong, XL ^{[1
]}

Zhou, Q ^{[1
]}

Bian, JN ^{[1
]}

Yang, HH ^{[1
]}

Pitchumani, V ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China

来源：

2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2 | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present a set of design tools for three dimensional (3D) mixed mode placement (MMP). The hierarchical 3D MMP design tool is composed of a hierarchical clustering package, a new 3D floorplanning tool, route planning tool, and 2D global/detailed placement tools. We have analyzed the performance of 3D circuit using these tools. It is shown that total wirelength could be reduced by 25% to 43% compared with traditional 2D design using two to four stacked dies. By incorporating thermal management and analysis, we also investigate the thermal scalability of 3D integration.

引用

页码：796 / 799

页数：4

共 50 条

[41] 2D and 3D interlaminar fracture assessment under mixed-mode loading conditions
Nikbakht, M.
Choupani, N.
Hosseini, S. R.
MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING, 2009, 516 (1-2): : 162 - 168
[42] 3D design in electrocatalysis
Becknell, Nigel
Lopes, Pietro Papa
Jung, Dongyoung
Strmcnik, Dusan
Markovic, Nenad
Stamenkovic, Vojislav
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2019, 258
[43] 3D battery design
Burke, Maria
CHEMISTRY & INDUSTRY, 2018, 82 (05) : 8 - 8
[44] BRAINSTORMING: FOR 3D DESIGN
Aston, J. H.
DS86: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON DESIGN CREATIVITY, 2016,
[45] 3D Floorplan Design
Wong, Martin D. F.
2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1097 - 1097
[46] Computational Simulation of 3D Fatigue Crack Growth under Mixed-Mode Loading
Alshoaibi, Abdulnaser M.
APPLIED SCIENCES-BASEL, 2021, 11 (13):
[47] 3D DRAM Design and Application to 3D Multicore Systems
Sun, Hongbin
Liu, Jibang
Anigundi, Rakesh S.
Zheng, Nanning
Lu, Jian-Qiang
Rose, Kenneth
Zhang, Tong
IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 36 - 46
[48] 3D RRAM DESIGN AND BENCHMARK WITH 3D NAND FLASH
Chen, Pai-Yu
Xu, Cong
Xie, Yuan
Yu, Shimeng
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[49] An Intelligent 3D Placement Methodology for Drone Networks
Karahan, Caglar
Canberk, Berk
2021 IEEE 18TH ANNUAL CONSUMER COMMUNICATIONS & NETWORKING CONFERENCE (CCNC), 2021,
[50] Flow Structure based 3D Streamline Placement
Salzbrunn, Tobias
Scheuermann, Gerik
TOPOLOGY-BASED METHODS IN VISUALIZATION II, 2009, : 89 - 100

← 1 2 3 4 5 →