共 50 条
- [33] Hybrid Multilevel Inverter with Reduced Switches Topology [J]. 2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 302 - 307
- [34] A New Asymmetrical Cascaded Multilevel Inverter with Reduced Number of Components [J]. IECON 2018 - 44TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2018, : 4429 - 4433
- [35] Compact symmetrical and asymmetrical multilevel inverter with reduced switches [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (08):
- [36] Simulation Analysis of New Multilevel Inverter with Reduced Number of Switches [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 443 - 448
- [37] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
- [39] A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches [J]. 2014 IEEE INNOVATIVE SMART GRID TECHNOLOGIES - ASIA (ISGT ASIA), 2014, : 164 - 169
- [40] Design of Multilevel Inverter with Reduced Number of Switches [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208