New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches

被引:36
|
作者
Kakar, Saifullah [1 ]
Ayob, Shahrin Bin Md. [1 ]
Iqbal, Atif [2 ]
Nordin, Norjulia Mohamad [1 ]
Bin Arif, M. Saad [1 ,3 ]
Gore, Sheetal [2 ]
机构
[1] Univ Teknol Malaysia, Fac Engn, Sch Elect Engn, Utm Skudai 81310, Johor, Malaysia
[2] Qatar Univ, Dept Elect Engn, Doha, Qatar
[3] Aligarh Muslim Univ, ZH Coll Engn & Technol, Dept Elect Engn, Aligarh 202002, Uttar Pradesh, India
来源
IEEE ACCESS | 2021年 / 9卷
关键词
Topology; Switches; Multilevel inverters; Stress; Batteries; High-voltage techniques; Photovoltaic systems; Asymmetrical configuration; modular multilevel inverter (MLI); nearest level control (NLC); total harmonics distortion (THD); CONVERTERS; REDUCTION;
D O I
10.1109/ACCESS.2021.3057554
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, a new single-phase multilevel inverter is introduced with a reduced number of power switches and reduced voltage stress on power switches. The proposed topology consists of four input dc sources and nine semiconductor switches (eight unidirectional and one bidirectional switch). The topology can be used for asymmetrical voltage source configuration to generate seventeen voltage levels. The extended topology is constructed by a series connection of the topology circuit to produce higher voltage levels with less voltage stress on the switches without modifying the existing structure. Comparison is made with traditional and recently introduced topologies based on the number of power switches, dc sources, total blocking voltage of switches, and gate driver circuits, to prove the proposed topology's superiority. A simple nearest level modulation has been deployed as the switching scheme. Validation on the viability of the proposed topology has been carried out through simulation and hardware experimental setup.
引用
收藏
页码:27627 / 27637
页数:11
相关论文
共 50 条
  • [41] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Memon, Mudasir Ahmed
    [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
  • [42] A New Three Phase Multilevel Inverter Topology with Reduced Number of Switches with Common Mode Voltage Elimination
    Hota, Arpan
    Jain, Sachin
    [J]. PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [43] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    [J]. 2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [44] Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology
    Chappa, Anilkumar
    Gupta, Shubhrata
    Sahu, Lalit Kumar
    Gautam, Shivam Prakash
    Gupta, Krishna Kumar
    [J]. IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (01) : 885 - 896
  • [45] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches
    Sravani, E.
    Reddy, N. Ravi Sankar
    [J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
  • [46] Symmetrical and Asymmetrical Multilevel Inverter using Less Number of switches
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Kommukuri, Vinayasagar
    Mishra, Rabi Narayan
    [J]. TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1032 - 1036
  • [47] A Level Dependent Source Concoction Multilevel Inverter Topology with a Reduced Number of Power Switches
    Jose, S. Edwin
    Titus, S.
    [J]. JOURNAL OF POWER ELECTRONICS, 2016, 16 (04) : 1316 - 1323
  • [48] A New Bridgeless Multilevel Inverter Structure with Reduced Number of Power Switches
    Bektas, Enes
    Bayindir, Kamil Cagatay
    Karaca, Hulusi
    [J]. 2017 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2017, : 300 - 304
  • [49] New Multi-level Inverter Topology with Reduced Number of Switches
    Singh, Varsha
    Babu, Gubbala V. V. Rajendra
    Singh, V. P.
    [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 462 - 467
  • [50] A new asymmetric dual source multilevel inverter topology with reduced power switches
    Prem, P.
    Sathik, Jagabar
    Sivaraman, P.
    Mathewsaran, A.
    Aleem, Shady H. E. Abdel
    [J]. JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2019, 42 (05) : 460 - 472