共 50 条
- [41] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
- [42] A New Three Phase Multilevel Inverter Topology with Reduced Number of Switches with Common Mode Voltage Elimination [J]. PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
- [43] An asymmetrical multilevel inverter topology with reduced source count [J]. 2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
- [45] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches [J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
- [46] Symmetrical and Asymmetrical Multilevel Inverter using Less Number of switches [J]. TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1032 - 1036
- [48] A New Bridgeless Multilevel Inverter Structure with Reduced Number of Power Switches [J]. 2017 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2017, : 300 - 304
- [49] New Multi-level Inverter Topology with Reduced Number of Switches [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 462 - 467