An 11,424-gate dynamic optically reconfigurable gate array VLSI

被引:0
|
作者
Nakajima, Mao [1 ]
Watanabe, Minoru [1 ]
机构
[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan
关键词
D O I
10.1109/FPT.2008.4762401
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A DORGA architecture has been proposed to increase gate density It uses the junction capacitance of photo-diodes as dynamic memory, thereby obviating the static configuration memory. This paper presents the world's largest 11,424 gate-count dynamic optically reconfigurable gale array (DORGA) VLSI fabricated on a 96.04 mm(2) chip using a 0.35 mu m three-metal CMOS process technology and a perfect optical system using a holographic memory. The advantages of this architecture arc, discussed in relation to the results described herein.
引用
收藏
页码:293 / 296
页数:4
相关论文
共 50 条
  • [41] Color configuration method for an optically reconfigurable gate array
    Fujimori, Takumi
    Watanabe, Minoru
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 406 - 409
  • [42] A 16-context optically reconfigurable gate array
    Nakajima, Mao
    Watanabe, Minoru
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 227 - 230
  • [43] Fiber remote configuration for an optically reconfigurable gate array
    Ueno, Yumiko
    Watanabe, Minoru
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 460 - 463
  • [44] Optically reconfigurable gate array using a colored configuration
    Fujimori, Takumi
    Watanabe, Minoru
    APPLIED OPTICS, 2018, 57 (29) : 8625 - 8631
  • [45] A 100-context optically reconfigurable gate array
    Nakajima, Mao
    Watanabe, Minoru
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2884 - 2887
  • [46] A 9-context Optically Reconfigurable Gate Array
    Mabuchi, Takayuki
    Watanabe, Minoru
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 1 - 4
  • [47] Optically Reconfigurable Gate Array with a Triple Modular Redundancy
    Yoshinaga, Toru
    Watanabe, Minoru
    2019 6TH INTERNATIONAL CONFERENCE ON SPACE SCIENCE AND COMMUNICATION (ICONSPACE2019), 2019, : 276 - 279
  • [48] Direct optical communication on an optically reconfigurable gate array
    Furukawa, Shinya
    Halim, Ili Shairah Abdul
    Watanabe, Minoru
    Kobayashi, Fuminori
    2016 FIFTH INTERNATIONAL CONFERENCE ON FUTURE COMMUNICATION TECHNOLOGIES (FGCT), 2016, : 17 - 20
  • [49] Optically reconfigurable liquid crystal logic gate array
    Wang, YJ
    Guo, ZY
    Zhang, YX
    Zhang, TQ
    INTEGRATED OPTOELECTRONICS, 1996, 2891 : 159 - 165
  • [50] 0.18-μm CMOS Process highly sensitive differential optically reconfigurable gate array VLSI
    Watanabe, Takahiro
    Watanabe, Minoru
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 308 - 313