0.18-μm CMOS Process highly sensitive differential optically reconfigurable gate array VLSI

被引：0

作者：

Watanabe, Takahiro ^{[1
]}

Watanabe, Minoru ^{[1
]}

机构：

[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan

来源：

2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) | 2012年

关键词：

Field Programmable Gate Arrays; Holographic memory; Optically reconfigurable gate arrays;

D O I：

10.1109/ISVLSI.2012.71

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Currently, demand is increasing for high-speed dynamic reconfiguration on programmable devices to improve their performance. To support high-speed dynamic reconfiguration, optically reconfigurable gate arrays (ORGAs) have been undergoing rapid development. Moreover, to more increase the reconfiguration speed, optically differential reconfigurable gate arrays (ODRGAs) incorporating a differential reconfiguration method between configuration contexts have been developed. An ODRGA comprises a holographic memory, a laser array, and an optically reconfigurable gate array VLSI. The holographic memory can store many configuration contexts. Its large-bandwidth optical connection enables high-speed reconfiguration. However, photodiode sensitivities of conventional ODRGAs are not good. This paper therefore presents a newly fabricated 0.18 mu m CMOS process optically differential reconfigurable gate array VLSI chip with highly sensitive photo-circuits.

引用

页码：308 / 313

页数：6

共 50 条

[1] An optically differential reconfigurable gate array using a 0.18 μm CMOS process
Watanabe, M
Kobayashi, F
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 281 - 284
[2] Inversion/non-inversion reconfiguration scheme for a 0.18 μm CMOS process optically reconfigurable gate array VLSI
Watanabe, Takahiro
Watanabe, Minoru
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 117 - 120
[3] Implementation of a Multipath Fully Differential OTA in 0.18-μm CMOS Process
Akbari, Meysam
Hussein, Safwan Mawlood
Hashim, Yasir
Khateb, Fabian
Kulej, Tomasz
Tang, Kea-Tiong
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (01) : 147 - 151
[4] A 476-gate-count dynamic optically reconfigurable gate array VLSI chip in a standard 0.35μm CMOS technology
Watanabe, Minoru
Kobayashi, Fuminori
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 108 - +
[5] Optically differential reconfigurable gate array
Miyano, Mototsugu
Watanabe, Minoru
Kobayashi, Fuminori
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2007, 90 (11): : 132 - 139
[6] Design of an Optically Differential Reconfigurable Gate Array VLSI chip with optically and electrically controlled logic blocks
Watanabe, M
Kobayashi, F
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 287 - 288
[7] Implementation of Sense Amplifier in 0.18-μm CMOS Process
Rahman, L. F.
Reaz, M. B. I.
Ali, M. A. M.
Marufuzzaman, M.
ELEKTRONIKA IR ELEKTROTECHNIKA, 2012, 120 (04) : 113 - 116
[8] MEMS Optically Differential Reconfigurable Gate Array
Morita, Hironobu
Watanabe, Minoru
2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 119 - 122
[9] Configuration for an optically differential reconfigurable gate array
Miyano, M
Watanabe, M
Kobayashi, F
SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 1984 - 1987
[10] Voltage range evaluation of an optically reconfigurable gate array VLSI
Shimamura, Yuki
Watanabe, Minoru
Watanabe, Nobuya
2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 239 - 240

← 1 2 3 4 5 →