0.18-μm CMOS Process highly sensitive differential optically reconfigurable gate array VLSI

被引：0

作者：

Watanabe, Takahiro ^{[1
]}

Watanabe, Minoru ^{[1
]}

机构：

[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan

来源：

2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) | 2012年

关键词：

Field Programmable Gate Arrays; Holographic memory; Optically reconfigurable gate arrays;

D O I：

10.1109/ISVLSI.2012.71

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Currently, demand is increasing for high-speed dynamic reconfiguration on programmable devices to improve their performance. To support high-speed dynamic reconfiguration, optically reconfigurable gate arrays (ORGAs) have been undergoing rapid development. Moreover, to more increase the reconfiguration speed, optically differential reconfigurable gate arrays (ODRGAs) incorporating a differential reconfiguration method between configuration contexts have been developed. An ODRGA comprises a holographic memory, a laser array, and an optically reconfigurable gate array VLSI. The holographic memory can store many configuration contexts. Its large-bandwidth optical connection enables high-speed reconfiguration. However, photodiode sensitivities of conventional ODRGAs are not good. This paper therefore presents a newly fabricated 0.18 mu m CMOS process optically differential reconfigurable gate array VLSI chip with highly sensitive photo-circuits.

引用

页码：308 / 313

页数：6

共 50 条

[41] Rapid reconfiguration of an optically differential reconfigurable gate array with pulse lasers
Miyano, M
Watanabe, M
Kobayashi, F
FPT 05: 2005 IEEE International Conference on Field Programmable Technology, Proceedings, 2005, : 287 - 288
[42] A 62.5 ns holographic reconfiguration of an optically differential reconfigurable gate array
Nakajima, Mao
Watanabe, Minoru
ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 297 - 300
[43] Optically differential reconfigurable gate array using an optical system with VCSELs
Miyano, M
Watanabe, M
Kobayashi, F
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 274 - 275
[44] Substrate and process dependence of gate oxide reliability of 0.18μm dual gate CMOS process
Zhao Yi
Wan Xing-Gong
ACTA PHYSICA SINICA, 2006, 55 (06) : 3003 - 3006
[45] Low-complexity BCJR decoder for turbo decoders and its VLSI implementation in 0.18-μm CMOS
Sabeti, L
Ahmadi, M
Tepe, KE
VTC2005-FALL: 2005 IEEE 62ND VEHICULAR TECHNOLOGY CONFERENCE, 1-4, PROCEEDINGS, 2005, : 912 - 916
[46] A 0.18-μm Dual-Gate CMOS Device Modeling and Applications for RF Cascode Circuits
Chang, Hong-Yeh
Liang, Kung-Hao
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2011, 59 (01) : 116 - 124
[47] A Ku-band Miniaturized LNA in 0.18-μm CMOS Process for Low-cost Phased Array Application
Zhao, Chenxi
Kang, Kai
2019 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT2019), 2019,
[48] A Low Power Wideband Differential Transimpedance Amplifier for Optical Receivers in 0.18-μm CMOS
Seng, Chong Whye
Sern, Tan Yung
Seng, Yeo Kiat
2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
[49] 2-Gb/s 1:16 demultiplexer in 0.18-μm CMOS Process
Tang, X. S.
Wang, X. J.
Zhang, S. Y.
Chi, Y. S.
Jiang, N.
Huang, F. Y.
2008 GLOBAL SYMPOSIUM ON MILLIMETER WAVES, 2008, : 98 - +
[50] Millimeter-wave Power Amplifier with Linearization Technique in 0.18-μm CMOS Process
Choupan, Negar
Amirkhani, Armin
Nabavi, Abdolreza
2021 IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IICM 2021), 2021,

← 1 2 3 4 5 →