0.18-μm CMOS Process highly sensitive differential optically reconfigurable gate array VLSI

被引:0
|
作者
Watanabe, Takahiro [1 ]
Watanabe, Minoru [1 ]
机构
[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan
关键词
Field Programmable Gate Arrays; Holographic memory; Optically reconfigurable gate arrays;
D O I
10.1109/ISVLSI.2012.71
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Currently, demand is increasing for high-speed dynamic reconfiguration on programmable devices to improve their performance. To support high-speed dynamic reconfiguration, optically reconfigurable gate arrays (ORGAs) have been undergoing rapid development. Moreover, to more increase the reconfiguration speed, optically differential reconfigurable gate arrays (ODRGAs) incorporating a differential reconfiguration method between configuration contexts have been developed. An ODRGA comprises a holographic memory, a laser array, and an optically reconfigurable gate array VLSI. The holographic memory can store many configuration contexts. Its large-bandwidth optical connection enables high-speed reconfiguration. However, photodiode sensitivities of conventional ODRGAs are not good. This paper therefore presents a newly fabricated 0.18 mu m CMOS process optically differential reconfigurable gate array VLSI chip with highly sensitive photo-circuits.
引用
收藏
页码:308 / 313
页数:6
相关论文
共 50 条
  • [31] A dual-antenna phased-array UWB transceiver in 0.18-μm CMOS
    Lo, Steve
    Sever, Isaac
    Ma, Ssu-Pin
    Jang, Peter
    Zou, Albert
    Arnott, Chris
    Ghatak, Kalyan
    Schwartz, Adam
    Huynh, Lam
    Phan, Ven Tim
    Nguyen, Thai
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2776 - 2786
  • [32] Differential Low Noise Amplifier for S-Band Phased-Array Radar in 0.18-μm CMOS Technology
    Hsia, Tzu-Yu
    Li, Xin-Yi
    Yang, Liang-Yu Ou
    Tsai, Zuo-Min
    Chen, Shih-Yuan
    PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 786 - 788
  • [33] A 1.8-V frequency synthesizer for WCDMA in 0.18-μm CMOS process
    Lee, YM
    Lee, JS
    Ju, RA
    Kim, KW
    Yu, SD
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 613 - 616
  • [34] A RF receiver frontend for SC-UWB in a 0.18-μm CMOS process
    郭瑞
    张海英
    Journal of Semiconductors, 2012, (12) : 49 - 55
  • [35] A RF receiver frontend for SC-UWB in a 0.18-μm CMOS process
    郭瑞
    张海英
    Journal of Semiconductors, 2012, 33 (12) : 49 - 55
  • [36] A 0.18-μm CMOS Array Sensor for Integrated Time-Resolved Fluorescence Detection
    Huang, Ta-chien D.
    Sorgenfrei, Sebastian
    Gong, Ping
    Levicky, Rastislav
    Shepard, Kenneth L.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (05) : 1644 - 1654
  • [37] A Free-Space Optically Locked VCO With Picosecond Timing Jitter in 0.18-μm CMOS
    Yang, Xuebei
    Lu, Xuyang
    Babakhani, Aydin
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2014, 26 (12) : 1180 - 1183
  • [38] Total-ionizing-dose tolerance analysis of an optically reconfigurable gate array VLSI
    Watanabe, Minoru
    2015 IEEE INTERNATIONAL CONFERENCE ON SPACE OPTICAL SYSTEMS AND APPLICATIONS (ICSOS), 2015,
  • [39] Total-ionizing-dose tolerance analysis of an optically reconfigurable gate array VLSI
    Watanabe, Minoru
    2015 IEEE INTERNATIONAL CONFERENCE ON AEROSPACE ELECTRONICS AND REMOTE SENSING TECHNOLOGY (ICARES), 2015,
  • [40] An optically differential reconfigurable gate array and its power consumption estimation
    Watanabe, M
    Kobayashi, F
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 197 - 202