Differential Low Noise Amplifier for S-Band Phased-Array Radar in 0.18-μm CMOS Technology

被引：0
|
作者：
Hsia, Tzu-Yu [1 ]
Li, Xin-Yi [1 ]
Yang, Liang-Yu Ou [1 ]
Tsai, Zuo-Min [2 ]
Chen, Shih-Yuan [3 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Commun Engn, Taipei, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu, Taiwan
[3] Natl Taiwan Univ, Dept Elect Engn, Taipei, Taiwan
来源：
PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC) | 2019年
关键词：
CMOS; differential low noise amplifier (DLNA); phased-array radar;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
An S-hand differential low noise amplifier (DLNA) is presented and implemented in TSMC 0.18-mu m CMOS process for use in the receiver of a phased-array radar. A special layout approach is used in the input matching circuit by integrating two individual inductors together to shrink the chip area while increasing the inductances. The 3-dB gain bandwidth of the two-stage DLNA ranges from 1.9 to 4 GHz (72.41%). The measured gain is about 18.5 dB with an average in-band noise figure of 5.77 dB. The chip area is 0.4672 mm(2).
引用
收藏
页码：786 / 788
页数：3
相关论文
共 50 条
  • [1] A Ku-Band 8-Element Phased-Array Receiver in 0.18-μm CMOS Technology
    Yu, Yiming
    Zhang, Xiaoning
    Jiang, Zhengdong
    Wu, Yunqiu
    Zhao, Chenxi
    Liu, Huihua
    Kang, Kai
    [J]. 2018 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC), 2018, : 759 - 761
  • [2] A dual-antenna phased-array UWB transceiver in 0.18-μm CMOS
    Lo, Steve
    Sever, Isaac
    Ma, Ssu-Pin
    Jang, Peter
    Zou, Albert
    Arnott, Chris
    Ghatak, Kalyan
    Schwartz, Adam
    Huynh, Lam
    Phan, Ven Tim
    Nguyen, Thai
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2776 - 2786
  • [3] A Fully Integrated 0.18-μm CMOS Transceiver Chip for X-Band Phased-Array Systems
    Gharibdoust, Kiarash
    Mousavi, Naser
    Kalantari, Milad
    Moezzi, Mohsen
    Medi, Ali
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2012, 60 (07) : 2192 - 2202
  • [4] Noise Modeling of Source Inductive Degeneration Low Noise Amplifier in 0.18-μm CMOS Technology
    Kurniawan, Taufiq Alif
    Wibisono, Gunawan
    [J]. 2013 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION, NETWORKS AND SATELLITE (COMNETSAT), 2013, : 15 - 19
  • [5] A 5.25-GHz low noise amplifier for WMAN applications in a 0.18-μ m CMOS technology
    Kalantari, F
    Masoumi, N
    Saeidi, R
    [J]. 17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 122 - 127
  • [6] Low power interference-robust UWB low noise amplifier in 0.18-μm CMOS technology
    Youssef, Ahmed A.
    Haslett, James W.
    [J]. 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 816 - 819
  • [7] A 2 GHz variable gain low noise amplifier in 0.18-μm CMOS
    Shaikh K. Alam
    Joanne DeGroat
    [J]. Analog Integrated Circuits and Signal Processing, 2008, 56 : 37 - 42
  • [8] A K-BAND LOW-NOISE AMPLIFIER IN 0.18-μm CMOS TECHNOLOGY FOR SUB-1-V OPERATION
    Jin, Jun-De
    Hsu, Shawn S. H.
    [J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2009, 51 (09) : 2202 - 2204
  • [9] A 2 GHz variable gain low noise amplifier in 0.18-μm CMOS
    Alam, Shaikh K.
    DeGroat, Joanne
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 37 - 42
  • [10] An X- and Ku-band 8-element phased-array receiver in 0.18-μm SiGeBiCMOS technology
    Koh, Kwang-Jin
    Rebeiz, Gabriel M.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1360 - 1371
12345