An 11,424-gate dynamic optically reconfigurable gate array VLSI

被引:0
|
作者
Nakajima, Mao [1 ]
Watanabe, Minoru [1 ]
机构
[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan
关键词
D O I
10.1109/FPT.2008.4762401
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A DORGA architecture has been proposed to increase gate density It uses the junction capacitance of photo-diodes as dynamic memory, thereby obviating the static configuration memory. This paper presents the world's largest 11,424 gate-count dynamic optically reconfigurable gale array (DORGA) VLSI fabricated on a 96.04 mm(2) chip using a 0.35 mu m three-metal CMOS process technology and a perfect optical system using a holographic memory. The advantages of this architecture arc, discussed in relation to the results described herein.
引用
收藏
页码:293 / 296
页数:4
相关论文
共 50 条
  • [31] Design of an Optically Differential Reconfigurable Gate Array VLSI chip with optically and electrically controlled logic blocks
    Watanabe, M
    Kobayashi, F
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 287 - 288
  • [32] MEMS Optically Differential Reconfigurable Gate Array
    Morita, Hironobu
    Watanabe, Minoru
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 119 - 122
  • [33] Microelectromechanical Configuration of an Optically Reconfigurable Gate Array
    Morita, Hironobu
    Watanabe, Minoru
    IEEE JOURNAL OF QUANTUM ELECTRONICS, 2010, 46 (09) : 1288 - 1294
  • [34] Fourier transformation on an optically reconfigurable gate array
    Ito, Hiroyuki
    Watanabe, Minoru
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 193 - 196
  • [35] An optically reconfigurable field programmable gate array
    Selavo, L
    Levitan, SP
    Chiarulli, DM
    OPTICS IN COMPUTING, TECHNICAL DIGEST, 1999, : 146 - 148
  • [36] Configuration for an optically differential reconfigurable gate array
    Miyano, M
    Watanabe, M
    Kobayashi, F
    SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 1984 - 1987
  • [37] A 603 Mrad total-ionizing-dose tolerance optically reconfigurable gate array VLSI
    Fujimori, Takumi
    Watanabe, Minoru
    2018 INTERNATIONAL CONFERENCE ON SIGNALS AND SYSTEMS (ICSIGSYS), 2018, : 249 - 254
  • [38] Recovery method for a laser array failure on Dynamic Optically Reconfigurable Gate Arrays
    Seto, Daisaku
    Watanabe, Minoru
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 411 - 419
  • [39] A high-density optically reconfigurable gate array using dynamic method
    Watanabe, M
    Kobayashi, F
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 261 - 269
  • [40] A 36-context optically reconfigurable gate array
    Nakajima, Mao
    Watanabe, Minoru
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 412 - 415