An 11,424-gate dynamic optically reconfigurable gate array VLSI

被引：0
|
作者：
Nakajima, Mao [1 ]
Watanabe, Minoru [1 ]
机构：
[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan
来源：
PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY | 2008年
关键词：
D O I：
10.1109/FPT.2008.4762401
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A DORGA architecture has been proposed to increase gate density It uses the junction capacitance of photo-diodes as dynamic memory, thereby obviating the static configuration memory. This paper presents the world's largest 11,424 gate-count dynamic optically reconfigurable gale array (DORGA) VLSI fabricated on a 96.04 mm(2) chip using a 0.35 mu m three-metal CMOS process technology and a perfect optical system using a holographic memory. The advantages of this architecture arc, discussed in relation to the results described herein.
引用
收藏
页码：293 / 296
页数：4
相关论文
共 50 条
  • [21] A zero-overhead dynamic optically reconfigurable gate array
    Watanabe, M
    Kobayashi, F
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 297 - 298
  • [22] Fiber remote configuration for a dynamic optically reconfigurable gate array
    Ueno, Yumiko
    Watanabe, Minoru
    2010 15TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC), 2010, : 250 - 251
  • [23] Small Area Implementation for Optically Reconfigurable Gate Array VLSI: FFT Case
    Halim, Ili Shairah Abdul
    Kobayashi, Fuminori
    Watanabe, Minoru
    Mashiko, Koichiro
    Yee, Ooi Chia
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2017, 76 (11): : 697 - 700
  • [24] An optically reconfigurable gate array VLSI driven by an unstabilized power supply unit
    Tsujino, Masashi
    Watanabe, Minoru
    Watanabe, Nobuya
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 279 - 283
  • [25] Optically Reconfigurable Gate Array VLSI That Can Support a Perfect Parallel Configuration
    Goto, Sae
    Watanabe, Minoru
    Watanabe, Nobuya
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 241 - 245
  • [26] Inversion/non-inversion zero-overhead dynamic optically reconfigurable gate array VLSI
    Kato, Shinichi
    Watanabe, Minoru
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 377 - 380
  • [27] A 0.35um CMOS 1,632-gate-count zero-overhead dynamic optically reconfigurable gate array VLSI
    Watanabe, Minoru
    Kobayashi, Fuminori
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 124 - +
  • [28] Total-ionizing-dose tolerance analysis of an optically reconfigurable gate array VLSI
    Watanabe, Minoru
    2015 IEEE INTERNATIONAL CONFERENCE ON SPACE OPTICAL SYSTEMS AND APPLICATIONS (ICSOS), 2015,
  • [29] Total-ionizing-dose tolerance analysis of an optically reconfigurable gate array VLSI
    Watanabe, Minoru
    2015 IEEE INTERNATIONAL CONFERENCE ON AEROSPACE ELECTRONICS AND REMOTE SENSING TECHNOLOGY (ICARES), 2015,
  • [30] Inversion/non-inversion dynamic optically reconfigurable gate array
    Watanabe, Minoru
    Nakajima, Mao
    PROCEEDINGS OF THE 12TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS: NEW ASPECTS OF CIRCUITS, 2008, : 249 - +
12345