Systematic Design of 10-bit 50MS/s Pipelined ADC

被引：0

作者：

Zhu, Kehan ^{[1
]}

Balagopal, Sakkarapani ^{[1
]}

Saxena, Vishal ^{[1
]}

机构：

[1] Boise State Univ, Dept Elect & Comp Engn, Boise, ID 83725 USA

来源：

2013 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (WMED) | 2013年

关键词：

Pipelined ADC; SNR; ENOB; SFDR; CMOS ADC;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A systematical design analysis of a 10-bit 50MS/s pipelined ADC is presented. With an opamp-sharing technique, the power consumption is reduced drastically. Simulated in a 130-nm CMOS process, it achieves a 58.9dB signal-to-noise ratio (SNR), a 9.3 effective number of bits (ENOB), 64dB spurious free dynamic range (SFDR) with a sinusoid input of 4.858-MHz 1-V-pp at 50MS/s, and consumes less than 24 mW from a 1.2-V supply.

引用

页码：17 / 20

页数：4

共 50 条

[21] A Tri-level 50MS/s 10-bit Capacitive-DAC for Bluetooth Applications
Kanemoto, Daisuke
Oshiro, Keigo
Yoshida, Keiji
Kanaya, Haruichi
2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 34 - 35
[22] A 10bit 50MS/s pipeline ADC design for a million pixels level CMOS image sensor
School of Electronic Information Engineering, Tianjin University, Tianjin 300072, China
Pan Tao Ti Hsueh Pao, 2008, 10 (1939-1946):
[23] A 10-bit 120-MS/s pipelined ADC with improved switch and layout scaling strategy
Zhou Jia
Xu Lili
Li Fule
Wang Zhihua
JOURNAL OF SEMICONDUCTORS, 2015, 36 (08)
[24] Design of a Reference Voltage Buffer for a 10-bit 50 MS/s SAR ADC in 65 nm CMOS
Harikumar, Prakash
Wikner, J. Jacob
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 249 - 252
[25] A 10-bit 40MS/s Pipelined ADC with Pre-charged Switched Operational Amplifier
Wei, Qi
Yang, Huazhong
ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, : 394 - 398
[26] A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure
Liu, Chun-Cheng
Chang, Soon-Jyh
Huang, Guan-Ying
Lin, Ying-Zu
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) : 731 - 740
[27] A 10-Bit 200-MS/s Digitally-Calibrated Pipelined ADC Using Switching Opamps
Fang, Bing-Nan
Wu, Jieh-Tsorng
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1042 - 1045
[28] A 10-Bit 40-MS/s Pipelined ADC With a Wide Range Operating Temperature for WAVE Applications
Oh, Ghil-Geun
Lee, Chang-Kyo
Ryu, Seung-Tak
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (01) : 6 - 10
[29] Low-power 10-bit 100MS/s pipelined ADC in digital CMOS technology
Singh, Anil
Rawat, Veena
Agarwal, Alpana
IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (06) : 589 - 596
[30] A 10-bit 10 MS/s SAR ADC with the Reduced Capacitance DAC
Kuo, Hsuan-Lun
Lu, Chih-Wen
Lin, Shuw-Guann
Chang, Da-Chiang
2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2016,

← 1 2 3 4 5 →