A diagnosability metric for parametric path delay faults

被引：19
|
作者：
Sivaraman, M [1 ]
Strojwas, AJ [1 ]
机构：
[1] CARNEGIE MELLON UNIV,PITTSBURGH,PA 15213
来源：
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/VTEST.1996.510874
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：316 / 322
页数：7
相关论文
共 50 条
  • [41] A statistical model for path delay faults in VLSI circuits
    Hamad, M
    Landis, D
    PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY, 1996, : 388 - 392
  • [42] A TEST-GENERATION SYSTEM FOR PATH DELAY FAULTS
    PATIL, S
    REDDY, SM
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 40 - 43
  • [43] ON DESIGNING ROBUST TESTABLE PLA FOR PATH DELAY FAULTS
    GUPTA, B
    RAJSUMAN, R
    TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 999 - 1001
  • [44] Low Power Test Generation for Path Delay Faults
    Kumar, M. M. Vaseekar
    Tragoudas, S.
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (02) : 194 - 205
  • [45] PARALLEL PATTERN FAULT SIMULATION OF PATH DELAY FAULTS
    SCHULZ, MH
    FINK, F
    FUCHS, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 357 - 363
  • [46] On redundant path delay faults in synchronous sequential circuits
    Tekumalla, RC
    Menon, PR
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (03) : 277 - 282
  • [47] ON SYSTEM DIAGNOSABILITY IN THE PRESENCE OF HYBRID FAULTS
    SENGUPTA, A
    SEN, A
    BANDYOPADHYAY, S
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (01) : 90 - 93
  • [48] Multiple Faults Diagnosability of Hybrid Systems
    Fourlas, George K.
    MED: 2009 17TH MEDITERRANEAN CONFERENCE ON CONTROL & AUTOMATION, VOLS 1-3, 2009, : 365 - 370
  • [49] Improving diagnostic resolution of delay faults using path delay fault model
    Majhi, AK
    Gronthoud, G
    Hora, C
    Lousberg, M
    Valer, P
    Eichenberger, S
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 345 - 350
  • [50] Critical Path Tracing based Simulation of Transition Delay Faults
    Kousaar, Jaak
    Ubar, Raimund
    Devadze, Sergei
    Raik, Jaan
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 108 - 113
12345