Critical Path Tracing based Simulation of Transition Delay Faults

被引:1
|
作者
Kousaar, Jaak [1 ]
Ubar, Raimund [1 ]
Devadze, Sergei [1 ]
Raik, Jaan [1 ]
机构
[1] Tallinn Univ Technol, Dept Comp Engn, EE-19086 Tallinn, Estonia
关键词
transition delay faults; non-robust and functional sensitization; critical path fault tracing; 7-valued algebra; MODEL;
D O I
10.1109/DSD.2014.17
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A new method is presented for simulating of transition delay faults (TDF). The main idea of the method is to extend the TDF model, traditionally considered as a class of robustly tested delay faults, to a class of TDFs with extended detection conditions. Three known fault classes of delay fault sensitization are considered: robust, non-robust and functional sensitization of delay faults. Additionally, a new fault class is introduced, called non-robust functionally sensitized delay fault. A novel fault analysis algorithm based on 7-valued algebra is presented, which delivers the fault coverage for all mentioned four types of TDFs.
引用
收藏
页码:108 / 113
页数:6
相关论文
共 50 条
  • [1] An efficient small-delay faults simulator based on critical path tracing
    Liu, Tieqiao
    Kuang, Jishun
    Cai, Shuo
    You, Zhiqiang
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (08) : 1015 - 1023
  • [2] Path Selection for Transition Path Delay Faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 401 - 409
  • [3] Transition delay fault simulation with parallel critical path back-tracing and 7-valued algebra
    Kousaar, Jaak
    Ubar, Raimund
    Devadze, Sergei
    Raik, Jaan
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 1130 - 1138
  • [4] Substituting Transition Faults with Path Delay Faults as a Basic Delay Fault Model
    Pomeranz, Irith
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [5] Finding the critical delay of combinational blocks by floating vector simulation and path tracing
    Wilke, G
    Güntzel, JL
    Bystronski, M
    Pinto, ACM
    Reis, R
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 277 - 282
  • [6] Transition path delay faults: A new path delay fault model for small and large delay defects
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (01) : 98 - 107
  • [7] CRITICAL PATH TRACING - AN ALTERNATIVE TO FAULT SIMULATION
    ABRAMOVICI, M
    MENON, PR
    MILLER, DT
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (01): : 83 - 93
  • [8] PARALLEL PATTERN FAULT SIMULATION OF PATH DELAY FAULTS
    SCHULZ, MH
    FINK, F
    FUCHS, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 357 - 363
  • [9] On Bias in Transition Coverage of Test Sets for Path Delay Faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 349 - 352
  • [10] DELAY FAULT-DIAGNOSIS BY CRITICAL-PATH TRACING
    GIRARD, P
    LANDRAULT, C
    PRAVOSSOUDOVITCH, S
    IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (04): : 27 - 32