DELAY FAULT-DIAGNOSIS BY CRITICAL-PATH TRACING

被引：25

作者：

GIRARD, P ^{[1
]}

LANDRAULT, C ^{[1
]}

PRAVOSSOUDOVITCH, S ^{[1
]}

机构：

[1] UNIV MONTPELIER 2,DEPT ELECT & COMP ENGN,F-34095 MONTPELLIER 05,FRANCE

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1992年 / 9卷 / 04期

关键词：

D O I：

10.1109/54.173329

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

[No abstract available]

引用

下载

页码：27 / 32

页数：6

共 50 条

[1] Delay modeling and critical-path delay calculation for MTCMOS circuits
Ohkubo, Naoaki
Usami, Kimiyoshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3482 - 3490
[2] Delay fault diagnosis in sequential circuits based on path tracing
Girard, P
Landrault, C
Pravossoudovitch, S
Rodriguez, B
INTEGRATION-THE VLSI JOURNAL, 1995, 19 (03) : 199 - 218
[3] Critical-path repairs
不详
NUCLEAR PLANT JOURNAL, 1997, 15 (01) : 16 - 16
[4] FAULT-DIAGNOSIS
VONPUTTKAMER, E
MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 797 - 797
[5] Representative Critical-Path Selection for Aging-Induced Delay Monitoring
Firouzi, Farshad
Ye, Fangming
Chakrabarty, Krishnendu
Tahoori, Mehdi B.
2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
[6] CRITICAL PATH TRACING - AN ALTERNATIVE TO FAULT SIMULATION
ABRAMOVICI, M
MENON, PR
MILLER, DT
IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (01): : 83 - 93
[7] DELAY-TIME MODELING AND CRITICAL-PATH VERIFICATION FOR CMOS DIGITAL DESIGNS
KIM, KH
PARK, SB
COMPUTER-AIDED DESIGN, 1991, 23 (09) : 604 - 614
[8] PROGRAMMING THE CRITICAL-PATH METHOD IN BASIC
ZIMMERMAN, S
CONRAD, LM
BYTE, 1982, 7 (07): : 378 - &
[9] CRITICAL-PATH TENSIONING BY SPECIALIST SUPERVISION
LOSITO, J
MCINTYRE, J
NUCLEAR ENGINEERING INTERNATIONAL, 1994, 39 (476): : 32 - 32
[10] Path Delay Fault Diagnosis Using Path Scoring
Lim, Yoseop
Lee, Joohwan
Kang, Sungho
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 638 - 641