DELAY FAULT-DIAGNOSIS BY CRITICAL-PATH TRACING

被引：25
|
作者：
GIRARD, P [1 ]
LANDRAULT, C [1 ]
PRAVOSSOUDOVITCH, S [1 ]
机构：
[1] UNIV MONTPELIER 2,DEPT ELECT & COMP ENGN,F-34095 MONTPELLIER 05,FRANCE
来源：
IEEE DESIGN & TEST OF COMPUTERS | 1992年 / 9卷 / 04期
关键词：
D O I：
10.1109/54.173329
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
[No abstract available]
引用
收藏
页码：27 / 32
页数：6
相关论文
共 50 条
  • [31] CRITICAL-PATH PLANNING AND SCHEDULING - MATHEMATICAL BASIS
    KELLEY, JE
    OPERATIONS RESEARCH, 1961, 9 (03) : 296 - 320
  • [32] Fault simulation method: Parallel pattern critical path tracing
    So, Byung S.
    Kime, Charles R.
    Journal of Electronic Testing: Theory and Applications (JETTA), 1993, 4 (03): : 255 - 265
  • [33] Parallel Critical Path Tracing Fault Simulation in Sequential Circuits
    Kousaar, Jaak
    Ubar, Raimund
    Kostin, Sergei
    Devadze, Sergei
    Raik, Jaan
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 305 - 310
  • [34] ANALOG MULTIFREQUENCY FAULT-DIAGNOSIS
    RAPISARDA, L
    DECARLO, RA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1983, 30 (04): : 223 - 234
  • [35] FAULT-DIAGNOSIS OF ANALOG CIRCUITS
    BANDLER, JW
    SALAMA, AE
    PROCEEDINGS OF THE IEEE, 1985, 73 (08) : 1279 - 1325
  • [36] Transition delay fault simulation with parallel critical path back-tracing and 7-valued algebra
    Kousaar, Jaak
    Ubar, Raimund
    Devadze, Sergei
    Raik, Jaan
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 1130 - 1138
  • [37] DIVISIBLE AND MOVABLE ACTIVITIES IN CRITICAL-PATH ANALYSIS
    JEWELL, WS
    OPERATIONS RESEARCH, 1971, 19 (02) : 323 - &
  • [38] Parameterized critical path selection for delay fault testing
    Siebert, Miroslav
    Gramatova, Elena
    2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 153 - 156
  • [39] Non-enumerative path delay fault diagnosis
    Padmanaban, S
    Tragoudas, S
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 322 - 327
  • [40] Path delay fault diagnosis in combinational circuits with implicit fault enumeration
    Pant, P
    Hsu, YC
    Gupta, SK
    Chatterjee, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (10) : 1226 - 1235
12345