Self-coupled MASH Delta-Sigma Modulator with Zero Optimization

被引:1
|
作者
Zhang, Jingying [1 ]
Zhao, Yang [1 ]
Chen, Mingyi [1 ]
Chen, Chixiao [2 ]
Ye, Fan [2 ]
Qi, Liang [1 ]
机构
[1] Shanghai Jiao Tong Univ, Dept Micronano Elect, Shanghai, Peoples R China
[2] Fudan Univ, State Key Lab ASIC & Syst, Shanghai, Peoples R China
基金
美国国家科学基金会;
关键词
delta-sigma modulator (DSM); multi-stage noise-shaping (MASH); zero optimization; self-coupled;
D O I
10.1109/ISOCC53507.2021.9613903
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a discrete time (DT) self-coupled multi-stage noise-shaping (MASH) delta-sigma modulator (DSM) with zero optimization. Zero optimization scheme is incorporated into the self-coupled path between the MASH stages, thus generating a desired notch in the band edge for the leaked quantization noise. When compared with a general self-coupled path, the employment of zero optimization can further mitigate the quantization noise leakage. Moreover, this zero-optimization scheme can be easily implemented by changing the coefficient of the self-coupled path. Therefore, it does not impose any additional hardware consumption. A 2+2 MASH DSM was built in the Matlab Simulink to demonstrate its principle. Simulation results show that the proposed architecture relaxed the DC gain requirements for the integrators further.
引用
收藏
页码:1 / 2
页数:2
相关论文
共 50 条
  • [41] Low-distortion delta-sigma topologies for mash architectures
    Silva, J
    Moon, UK
    Temes, GC
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1144 - 1147
  • [42] A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs
    Yamamoto, Kentaro
    Carusone, Anthony Chan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (08) : 1866 - 1883
  • [43] High-Speed Nested Cascaded MASH Digital Delta-Sigma Modulator-Based Divider Controller
    Donnelly, Yann
    Mo, Hongjia
    Kennedy, Michael Peter
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [44] A 12-bit 3.125-MHz Bandwidth 0-3 MASH Delta-Sigma Modulator
    Gharbiya, Ahmed
    Johns, David A.
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 206 - 209
  • [45] Generalized delta-sigma modulator based on viterbi algorithm
    Zrilic, D
    Petrovic, G
    MELECON '98 - 9TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 1998, : 637 - 640
  • [46] Delta-sigma ADCs in a nutshell, part 2: the modulator
    Baker, Bonnie
    EDN, 2008, 53 (02) : 24 - 24
  • [47] A hybrid delta-sigma modulator-with adaptive calibration
    Shim, JH
    Park, IC
    Kim, B
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 1025 - 1028
  • [48] All optical asynchronous binary delta-sigma modulator
    Tafazoli, M.
    Davoudzadeh, N.
    Sayeh, M. R.
    OPTICS COMMUNICATIONS, 2013, 291 : 228 - 231
  • [49] Oversampling parallel delta-sigma modulator A/D conversion
    Galton, I
    Jensen, HT
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (12): : 801 - 810
  • [50] Experimental demonstration of superconducting bandpass delta-sigma modulator
    Bulzacchelli, JF
    Lee, HS
    Misewich, JA
    Ketchen, MB
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2003, 13 (02) : 471 - 476