On cancelling the effects of logic sharing for improved path delay fault testability

被引：4
|
作者：
Pomeranz, I
Reddy, SM
机构：
来源：
INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/TEST.1996.556982
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Sharing of logic among the various primary outputs of a circuit reduces the overall size of the circuit. However, shared logic may have adverse effects on the number of paths and on the path delay fault testability of the circuit. In this work, we propose a procedure to reverse the effects of logic sharing when it causes a significant increase in the number of paths and a significant reduction in testability. Experimental results show that the proposed procedure is apr effective preprocessing step of global optimization, that increases the effectiveness of resynthesis procedures based on local transformations.
引用
收藏
页码：357 / 366
页数：10
相关论文
共 50 条
  • [1] Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units
    Pomeranz, I
    Reddy, SM
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 679 - 689
  • [2] Path delay fault testability analysis
    Sosnowski, J
    Wabia, T
    Bech, T
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 338 - 346
  • [3] Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (09) : 2295 - 2303
  • [4] Improving path delay fault testability by path removal
    Sparmann, U
    Koller, L
    [J]. 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 200 - 208
  • [5] Delay fault testability modeling with temporal logic
    Westerman, G
    Heath, JR
    Stroud, CE
    [J]. AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 376 - 382
  • [6] Design-for-testability for improved path delay fault coverage of critical paths
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 175 - +
  • [7] Enhancing delay fault testability for iterative logic arrays
    Lu, SK
    Yeh, CH
    [J]. 2002 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2002, : 283 - 290
  • [8] BDD circuit optimization for path delay fault testability
    Fey, G
    Shi, J
    Drechsler, R
    [J]. PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 168 - 172
  • [9] ON LOCAL TRANSFORMATIONS AND PATH DELAY-FAULT TESTABILITY
    HENGSTER, H
    DRECHSLER, R
    BECKER, B
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (03): : 173 - 191
  • [10] Delay Fault Testability on Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    [J]. 23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 482 - 490
12345