20μm deep trench isolation process characterisation for linear bipolar ICs

被引：0

作者：

Dyer, T ^{[1
]}

Doohan, I ^{[1
]}

Fallon, M ^{[1
]}

McAlpine, D ^{[1
]}

Aitkenhead, A ^{[1
]}

McGinty, J ^{[1
]}

Taylor, M ^{[1
]}

Gravelle, P ^{[1
]}

Schouten, A ^{[1
]}

Bryce, M ^{[1
]}

机构：

[1] Natl Semicond Ltd, Greenock, Scotland

来源：

PROCESS AND EQUIPMENT CONTROL IN MICROELECTRONIC MANUFACTURING II | 2001年 / 4405卷

关键词：

deep trench isolation;

D O I：

10.1117/12.425246

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

The use of junction isolation in linear bipolar ICs substantially consumes silicon area. The replacement of junction isolation with trench isolation has the potential to significantly reduce device area while maintaining high voltage operation. Deep trench isolation has been implemented on a conventional non-complementary 40V (NPN BVceo) linear IC process. A fully functional low power operational amplifier has been fabricated as a technology driver. Device characterisation shows that transistor leakage currents (I-ceo) and leakage between trench tubs can be made comparable with junction isolated devices. The NPN buried layer (BL) can successfully be butted against the trench sidewall without device degradation, although this is currently not possible with the NPN base. Am NPN device shrink of 3x has been achieved and further development is underway to increase this towards the 4x level, where the base diffusion front touches the trench sidewall.

引用

页码：117 / 122

页数：6

共 50 条

[21] Deep trench isolation for a 50V 0.35 μm based smart power technology
De Pestel, F
Coppens, P
De Vleeschouwer, H
Colson, P
Boonen, S
Colpaert, T
Moens, P
Bolognesi, D
Coudenys, G
Tack, M
ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 191 - 194
[22] Process optimization of a deep trench isolation structure for high voltage SOI devices附视频
朱奎英
钱钦松
祝靖
孙伟锋
半导体学报, 2010, (12) : 62 - 65
[23] A NEW PROCESS FOR DEFECT-FREE DEFINITION OF ACTIVE AREAS IN DEEP TRENCH ISOLATED BIPOLAR-DEVICES
FALLICO, G
RAPISARDA, C
WARD, PJ
ZAMBRANO, R
MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 655 - 658
[24] Suppression of Crosstalk by Using Backside Deep Trench Isolation for 1.12μm Backside Illuminated CMOS Image Sensor
Kitamura, Y.
Aikawa, H.
Kakehi, K.
Yousyou, T.
Eda, K.
Minami, T.
Uya, S.
Takegawa, Y.
Yamashita, H.
Kohyama, Y.
Asami, T.
2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[25] Process-induced charge trapping and junction breakdown instability in deep trench isolation for high voltage Smart Power IC process
Kim, Hee-dae
Park, Ju-won
Ko, Choul-Joo
Jun, Bon-Keun
Moon, Namchil
Kwon, KyungWook
Lee, Changjun
Sung, Kunsik
Kim, Nam-Joo
Yoo, Kwang-Dong
Lee, Yoon-Jong
2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC), 2012,
[26] Improved shallow trench isolation (STI) process for sub-1/4 mu m CMOS technologies
Sallagoity, P
Gaillard, F
Rivoire, M
McClathie, S
Paoli, M
Haond, M
ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY, 1997, 1997 (03): : 453 - 465
[27] Chemical mechanical polishing defect reduction via a plasma etch in the 0.15 μm shallow trench isolation process
Chiu, CM
Yen, TF
Chiu, KF
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2003, 21 (03): : 960 - 965
[28] A manufacturable shallow trench isolation process for 0.18μm and beyond-optimization, stress reduction and electrical performance
Nouri, F
Laparra, O
Sur, H
Tai, GC
Pramanik, D
Manley, M
ASMC 98 PROCEEDINGS - 1998 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: THEME - SEMICONDUCTOR MANUFACTURING: MEETING THE CHALLENGES OF THE GLOBAL MARKETPLACE, 1998, : 413 - 418
[29] A novel deep trench isolation featuring airgaps for a high-speed 0.13μm SiGe:C BiCMOS technology
Choi, L. J.
Kunnen, E.
Van Huylenbroeck, S.
Piontek, A.
Sibaja-Hernandez, A.
Vleugels, F.
Dupont, T.
Leray, P.
Devriendt, K.
Shi, X. P.
Loo, R.
Vahhaelemeersch, S.
Decoutere, S.
2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 88 - +
[30] Effect of Airgap Deep Trench Isolation on the Gamma Radiation Behavior of a 0.13 μm SiGe:C NPN HBT Technology
Put, Sofie
Simoen, Eddy
Van Huylenbroeck, Stefaan
Claeys, Cor
Van Uffelen, Marco
Leroux, Paul
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (04) : 2198 - 2204

← 1 2 3 4 5 →