A 12-bit 100 MS/s pipelined ADC without using front-end SHA

被引：2

作者：

Imanpoor, H. ^{[1
]}

Mehranpouy, M. ^{[1
]}

Torkzadeh, P. ^{[1
]}

Jannesari, A. ^{[2
]}

机构：

[1] Islamic Azad Univ, Dept Elect & Comp Engn, Sci & Res Branch, Tehran, Iran

[2] Tarbiat Modares Univ, Dept Elect & Comp Engn, Tehran, Iran

来源：

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 2018年 / 86卷

关键词：

Pipeline Analog-to-Digital Converter (ADC); SHA-Free; Low power consumption; Comparator; Operational amplifier; Digital-to-Analog Converter (DAC); CMOS; CONVERTER; DESIGN;

D O I：

10.1016/j.aeue.2018.01.027

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a model and a novel architecture of a low-power pipelined analog-to-digital converter (ADC) without using front-end Sample and Hold Amplifier (SHA) stage. The modeling of all ADC building blocks along with their non-ideal effects have been implemented in MATLAB SIMULINK environment and the main transistor level circuits have been implemented in H-SPICE environment using 180-nm TSMC CMOS technology. The maximum DNL and INL amounts are equal to +/- 0.9 LSB and 2.3 LSB, respectively. Applying a 33.1 MHz with 1.4 Vp-p (-6dBFS) input signal, achieved SNOB is 61 dB resulting in 9.8 Bits ENOB with total power consumption of 42 mW.

引用

页码：142 / 153

页数：12

共 50 条

[31] Design of a 12-bit 1 MS/s SAR-ADC for front-end readout of 32-channel CZT detector imaging syst em
Liu, Wei
Wei, Tingcun
Li, Bo
Guo, Panjie
Hu, Yongcai
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2015, 786 : 155 - 163
[32] A Low Power 12-Bit 20Msamples/s Pipelined ADC
Cao Junmin
Chen Zhongjian
Lu Wengao
Zhao Baoying
PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 77 - 80
[33] A 12-bit 10-MS/s Pipelined SAR ADC Sharing Flash ADC and Residue Amplifier of Multiplying DAC
Jung, Hoyong
Do, Wonkyu
Park, Cheonwi
Ko, Jaehong
Jang, Young-Chan
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (02) : 128 - 137
[34] A 12-bit 12.5 MS/s multi-bit ΔΣ CMOS ADC
Geerts, Y
Steyaert, M
Sansen, W
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 21 - 24
[35] A Power Efficient 12-bit and 25-MS/s Pipelined ADC for the ILC/Ecal Integrated Readout
Rarbi, Fatah
Dzahini, Daniel
Gallin-Martel, Laurent
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (05) : 2798 - 2804
[36] A Multi-Dimensional Calibration Based on Genetic Algorithm in a 12-Bit 750 MS/s Pipelined ADC
Jia, Hanbo
Guo, Xuan
Zhai, Huaiyu
Wu, Feitong
Zhang, Yuzhen
Wang, Dandan
Sun, Kai
Wu, Danyu
Liu, Xinyu
MICROMACHINES, 2023, 14 (09)
[37] A 12-bit 20 MS/s 56.3 mW Pipelined ADC With Interpolation-Based Nonlinear Calibration
Yuan, Jie
Fung, Sheung Wai
Chan, Kai Yin
Xu, Ruoyu
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (03) : 555 - 565
[38] Noise analysis of replica driving technique and its verification to 12-bit 200 MS/s pipelined ADC
Lee, Chang-Kyo
Ryu, Seung-Tak
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (08) : 1277 - 1283
[39] A low power 12-bit and 25-MS/s pipelined ADC for the ILC/Ecal integrated readout
Rarbi, Fatah
Dzahini, Daniel
Gallin-Martel, Laurent
2008 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (2008 NSS/MIC), VOLS 1-9, 2009, : 781 - +
[40] An energy-efficient reconfigurable 18/12-bit 1 MS/s pipelined-SAR ADC
Xi, Yin-Zheng
Yang, Wei-Ping
Li, Nan
Diao, Jie-Tao
Zhang, Sheng-Kun
Ding, Hao
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 179

← 1 2 3 4 5 →