A 12-bit 100 MS/s pipelined ADC without using front-end SHA

被引：2

作者：

Imanpoor, H. ^{[1
]}

Mehranpouy, M. ^{[1
]}

Torkzadeh, P. ^{[1
]}

Jannesari, A. ^{[2
]}

机构：

[1] Islamic Azad Univ, Dept Elect & Comp Engn, Sci & Res Branch, Tehran, Iran

[2] Tarbiat Modares Univ, Dept Elect & Comp Engn, Tehran, Iran

来源：

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 2018年 / 86卷

关键词：

Pipeline Analog-to-Digital Converter (ADC); SHA-Free; Low power consumption; Comparator; Operational amplifier; Digital-to-Analog Converter (DAC); CMOS; CONVERTER; DESIGN;

D O I：

10.1016/j.aeue.2018.01.027

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a model and a novel architecture of a low-power pipelined analog-to-digital converter (ADC) without using front-end Sample and Hold Amplifier (SHA) stage. The modeling of all ADC building blocks along with their non-ideal effects have been implemented in MATLAB SIMULINK environment and the main transistor level circuits have been implemented in H-SPICE environment using 180-nm TSMC CMOS technology. The maximum DNL and INL amounts are equal to +/- 0.9 LSB and 2.3 LSB, respectively. Applying a 33.1 MHz with 1.4 Vp-p (-6dBFS) input signal, achieved SNOB is 61 dB resulting in 9.8 Bits ENOB with total power consumption of 42 mW.

引用

页码：142 / 153

页数：12

共 50 条

[21] A 12-bit 20-MS/s pipelined ADC with nested digital background calibration
Wang, X
Hurst, PJ
Lewis, SH
PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 409 - 412
[22] A Low Power 12-bit 40MS/s Pipelined ADC with Digital Calibration
Jia, Huayu
Chen, Guican
Zhang, Hong
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 137 - 140
[23] A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification
Murmann, B
Boser, BE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2040 - 2050
[24] An analog front end with a 12-bit 3.2-MS/s SAR ADC for a power line communication system
陈华斌
向济璇
薛香艳
陈迟晓
叶凡
许俊
任俊彦
Journal of Semiconductors, 2014, 35 (11) : 145 - 152
[25] A 12-bit 50 MS/s Pipelined ADC with Power Optimized Strategy for Ultrasonic Imaging Instruments
Chiang, Cheng-Ta
Wang, Chih-Hsien
2012 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2012, : 1 - 4
[26] An analog front end with a 12-bit 3.2-MS/s SAR ADC for a power line communication system
Chen Huabin
Xiang Jixuan
Xue Xiangyan
Chen Chixiao
Ye Fan
Xu Jun
Ren Junyan
JOURNAL OF SEMICONDUCTORS, 2014, 35 (11)
[27] A 12-bit,40-Ms/s pipelined ADC with an improved operational amplifier附视频
王瑜
杨海钢
尹韬
刘飞
半导体学报, 2012, (05) : 105 - 112
[28] A 12-bit integrated analog front-end for broadband wireline networks
Mehr, I
Maulik, P
Paterson, D
PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 119 - 122
[29] Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier
Chang, DY
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (11): : 2123 - 2132
[30] Front-end Circuit without Sample-and-hold Amplifier for Pipelined ADC
Chen D.
Zhang R.
Cao L.
Chen Z.
Zeng J.
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2020, 47 (10): : 86 - 91

← 1 2 3 4 5 →