Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier

被引：81
|
作者：
Chang, DY [1 ]
机构：
[1] Texas Instruments Inc, Tucson, AZ 85706 USA
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2004年 / 51卷 / 11期
关键词：
amplifier; analog-digital (A/D) conversion; aperture error; digital correction; low power; sample-and-hold amplifier (SHA); time constant;
D O I：
10.1109/TCSI.2004.836842
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Design techniques for a low-power pipelined analog-to-digital converters (ADCs) without using a front-end sample-and-hold amplifier are presented. Two sampling topologies are compared that minimize aperture error by matching the time constant between signal paths. A digital correction expansion technique is also presented for multibit ADCs, which further increases tolerance to aperture error. Elimination of the front-end SHA can save more than half of the ADCs static power dissipation.
引用
收藏
页码：2123 / 2132
页数：10
相关论文
共 50 条
  • [1] Front-end Circuit without Sample-and-hold Amplifier for Pipelined ADC
    Chen D.
    Zhang R.
    Cao L.
    Chen Z.
    Zeng J.
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2020, 47 (10): : 86 - 91
  • [2] Mitigating Aperture Error in Pipelined ADCs Without a Front-end Sample-and-Hold Amplifier
    James, Diego
    Kunnath, Abishek T.
    Purushothaman, A.
    Sahoo, Bibhu Datta
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 7 - 12
  • [3] A fast two-stage sample-and-hold amplifier for pipelined ADC application
    Ruan, Jian
    Lee, Chung Len
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 99 - +
  • [4] An 8-bit 100-MS/s pipelined ADC without dedicated sample-and-hold amplifier
    Zhang Zhang
    Yuan Yudan
    Guo Yawei
    Cheng Xu
    Zeng Xiaoyang
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (07)
  • [5] An 8-bit 100-MS/s pipelined ADC without dedicated sample-and-hold amplifier
    张章
    袁宇丹
    郭亚炜
    程旭
    曾晓洋
    半导体学报, 2010, 31 (07) : 102 - 107
  • [6] A High-Speed Front-End Circuit for High-Resolution Pipe lined ADC's with a Merged Sample-and-Hold Amplifier
    Li, Ting
    Wang, Yan
    Zhang, Yong
    Liu, Lu
    Wang, Xu
    2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2013,
  • [7] CMOS amplifier using chopper stabilization and sample-and-hold techniques
    Liu, T. S.
    Wang, Chia-Jiu
    TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 877 - 880
  • [8] 14 b, 50MS/s CMOS front-end sample and hold module dedicated to a pipelined ADC
    Chouia, Y
    El-Sankary, K
    Saleh, A
    Sawan, M
    Ghannouchi, F
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 353 - 356
  • [9] Design Techniques for Sample-and-Hold with Bootstrapping in Low-Power SAR ADC
    Yuan, Fei
    2024 22ND IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS 2024, 2024, : 293 - 297
  • [10] A Low Power Sample-and-Hold Circuit with Improved Dynamic Bias for Pipelined ADC
    Zhou, Xiaodan
    Li, Zehao
    Wang, Yujie
    Zhou, Xiong
    Yang, Shiheng
    Liu, Jiaxin
    Li, Qiang
    2021 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2021) & 2021 IEEE CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2021), 2021, : 189 - 192
12345