Electromagnetic and Thermal Co-Analysis for distributed co-design and co-simulation of chip, package and board

被引:0
|
作者
Wane, Sidina [1 ]
Kuo, An-Yu
机构
[1] NXP Semicond, Campus Effisci, F-14000 Caen, France
关键词
chip-package-board co-design/co-simulation; Electromagnetic and Thermal Co-Analysis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discusses Electromagnetic (En and Thermal Co-Analysis for chip, package and board co-design and co-simulation. The limitation of classical divide-and-conquer approaches based on cascading techniques are investigated in reference to global methodologies where Chip, Package and Board am simulated using one single model methodology. Cascade and single model methodologies are applied to a real-world NXP-Semiconductors System-in-Package carrier product for simultaneous co-design and co-simulation of Chip, Package and Board, the obtained results are compared both for Full-wave and Quasi-static assumptions. A global use-model combining EM simulation with thermal analysis is proposed towards multi-physics oriented co-design and co-simulation.
引用
收藏
页码:423 / +
页数:2
相关论文
共 50 条
  • [1] Electrical/Thermal Co-Design and Co-Simulation, from Chip, Package, Board to System
    Kao, C. T.
    Kuo, An-Yu
    Dai, Yun
    [J]. 2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
  • [2] Dynamic Power and Signal Integrity Analysis for Chip-Package-Board Co-Design and Co-Simulation
    Wane, Sidina
    Kuo, An-Yu
    Dos Santos, Patrick
    [J]. EUWIT: 2009 EUROPEAN WIRELESS TECHNOLOGY CONFERENCE, 2009, : 246 - +
  • [3] Dynamic Power and Signal Integrity Analysis for Chip-Package-Board Co-Design and Co-Simulation
    Wane, Sidina
    Kuo, An-Yu
    Dos Santos, Patrick
    [J]. 2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 527 - +
  • [4] Electromagnetic Partitioning Methodology Towards Multi-Physics Chip-Package-Board Co-Design and Co-Simulation
    Wane, Sidina
    Bajon, Damienne
    [J]. ELECTROMAGNETICS AND NETWORK THEORY AND THEIR MICROWAVE TECHNOLOGY APPLICATIONS: A TRIBUTE TO PETER RUSSER, 2011, : 227 - 254
  • [5] Co-simulation and Co-design of Chip-Package-Board Interfaces in Highly- Integrated RF Systems
    Issakov, V.
    Wojnowski, M.
    Knapp, H.
    Trotta, S.
    Forstner, H. -P.
    Pressel, K.
    Hagelauer, A.
    [J]. 2016 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2016, : 94 - 101
  • [6] A Chip-Package-Board Co-design Methodology
    Lee, Hsu-Chieh
    Chang, Yao-Wen
    [J]. 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1082 - 1087
  • [7] Electro-Thermal Co-Design of Chip-Package-Board Systems
    Sohrmann, Christoph
    Heinig, Andy
    Dittrich, Michael
    Jancke, Roland
    Schneider, Peter
    [J]. 2013 19TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATIONS OF ICS AND SYSTEMS (THERMINIC), 2013, : 39 - 45
  • [8] Chip-Package Thermal Co-Simulation Technique for Thermally Aware Chip Design
    Karimanal, Kamal
    [J]. 2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
  • [9] Chip-Package Co-Design Methodology for Global Co-Simulation of Re-Distribution Layers (RDL)
    Wane, Sidina
    Kuo, An-Yu
    [J]. 2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 53 - +
  • [10] EMI reduction by chip-package-board co-design
    Kiyoshige, Sho
    Ichimura, Wataru
    Terasaki, Masahiro
    Kobayashi, Ryota
    Sudo, Toshio
    [J]. 2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 946 - 951