Electromagnetic and Thermal Co-Analysis for distributed co-design and co-simulation of chip, package and board

被引:0
|
作者
Wane, Sidina [1 ]
Kuo, An-Yu
机构
[1] NXP Semicond, Campus Effisci, F-14000 Caen, France
关键词
chip-package-board co-design/co-simulation; Electromagnetic and Thermal Co-Analysis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discusses Electromagnetic (En and Thermal Co-Analysis for chip, package and board co-design and co-simulation. The limitation of classical divide-and-conquer approaches based on cascading techniques are investigated in reference to global methodologies where Chip, Package and Board am simulated using one single model methodology. Cascade and single model methodologies are applied to a real-world NXP-Semiconductors System-in-Package carrier product for simultaneous co-design and co-simulation of Chip, Package and Board, the obtained results are compared both for Full-wave and Quasi-static assumptions. A global use-model combining EM simulation with thermal analysis is proposed towards multi-physics oriented co-design and co-simulation.
引用
收藏
页码:423 / +
页数:2
相关论文
共 50 条
  • [41] RF robustness enhancement through statistical analysis of chip-package co-design
    Duo, XZ
    Zheng, LR
    Tenhunen, H
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 988 - 991
  • [42] CHIP-AND-PACKAGE CO-DESIGN RELIEVES PRESSURE ON COMPLEX DESIGNS
    Edwards, Darvin
    EDN, 2011, 56 (17) : 27 - +
  • [43] Chip package co-design of the RF front end with an integrated antenna
    Bhagat, M
    McFiggins, J
    Venkataraman, J
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2002, : 99 - 102
  • [44] Co-design and co-simulation for engineering systems: insights from the Sustainable Infrastructure Planning Game
    Grogan, Paul T.
    DESIGN SCIENCE, 2021, 7
  • [45] Planar clock routing for high performance chip and package co-design
    Zhu, Q
    Dai, WWM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) : 210 - 226
  • [46] Partition and global methodologies for IC, package and board co-simulation in SiP applications
    Wane, Sidina
    2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 67 - 70
  • [47] Partition and global methodologies for IC, package and board co-simulation in SiP applications
    Wane, Sidina
    2007 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-4, 2007, : 1249 - 1252
  • [48] Modeling and Characterization of Bond-Wire Arrays for Distributed Chip-Package-PCB Co-Design
    Dinh, T. V.
    Lesenechal, D.
    Domenges, B.
    Leyssenne, L.
    Pasquet, D.
    Descamps, P.
    Doussin, O.
    Bajon, D.
    Wane, Sidina
    2015 45TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2015, : 1022 - 1025
  • [49] Structured object-oriented co-analysis/co-design of hardware/software for the facts power system
    Ryan, M
    Markose, S
    Liu, XQ
    McMillin, B
    Cheng, Y
    PROCEEDINGS OF THE 29TH ANNUAL INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE, 2005, : 396 - 402
  • [50] A heterogeneous and distributed co-simulation environment
    Amory, A
    Moraes, F
    Oliveira, L
    Calazans, N
    Hessel, F
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 115 - 120