共 50 条
- [22] Chip and package co-design technique for clock networks 1996 IEEE MULTI-CHIP MODULE CONFERENCE, PROCEEDINGS, 1996, : 160 - 163
- [23] Interaction of co-design and co-simulation, based on multi-block-systems SIMULATION IN INDUSTRY'99: 11TH EUROPEAN SIMULATION SYMPOSIUM 1999, 1999, : 36 - 40
- [24] Electromagnetic and Thermal Co-Analysis of an Implanted Dipole Antenna IEEE OPEN JOURNAL OF ANTENNAS AND PROPAGATION, 2024, 5 (06): : 1539 - 1550
- [25] Chip-Package-PCB Co-Simulation for Power Integrity Design at the Early Design Stage 2015 IEEE 4TH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2015, : 451 - 452
- [26] Chip/Package/Board Co-Design Methodology Applied to Full-Custom Heterogeneous Integration 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1718 - 1727
- [27] Effects of Critically Damped Total PDN Impedance in Chip-Package-Board Co-Design 2012 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2012, : 538 - 543
- [28] Chip-package co-design of a 4.7 GHz VCO ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 145 - 148
- [29] Chip-package co-design of a 4.7 GHz VCO 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 301 - 306
- [30] System Aware Floorplanning for Chip-Package Co-design 2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,