Electromagnetic and Thermal Co-Analysis for distributed co-design and co-simulation of chip, package and board

被引:0
|
作者
Wane, Sidina [1 ]
Kuo, An-Yu
机构
[1] NXP Semicond, Campus Effisci, F-14000 Caen, France
关键词
chip-package-board co-design/co-simulation; Electromagnetic and Thermal Co-Analysis;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper discusses Electromagnetic (En and Thermal Co-Analysis for chip, package and board co-design and co-simulation. The limitation of classical divide-and-conquer approaches based on cascading techniques are investigated in reference to global methodologies where Chip, Package and Board am simulated using one single model methodology. Cascade and single model methodologies are applied to a real-world NXP-Semiconductors System-in-Package carrier product for simultaneous co-design and co-simulation of Chip, Package and Board, the obtained results are compared both for Full-wave and Quasi-static assumptions. A global use-model combining EM simulation with thermal analysis is proposed towards multi-physics oriented co-design and co-simulation.
引用
收藏
页码:423 / +
页数:2
相关论文
共 50 条
  • [31] Chip Package Co-design and Physical Verification for Heterogeneous Integration
    Sankaranarayanan, Rajsaktish
    Srinivasan, Archanna
    Zaliznyak, Arch
    Mittai, Sreelekha
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 275 - 279
  • [32] Electromagnetic-Thermal Co-simulation of a Patch Antenna
    Liu, Xin Yi
    Jia, Zheng Lang
    Zhang, Huan Huan
    Liu, Ying
    Tong, Mei Song
    2022 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS), 2022,
  • [33] Co-design and co-simulation approach to reduce I/O simultaneous switching noise
    Takahashi N.
    Journal of Japan Institute of Electronics Packaging, 2010, 13 (04) : 253 - 258
  • [34] SI-PD Co-simulation and Co-design methodology for high speed channel
    Choi, Myoung Joon
    Pandit, Vishram S.
    Ryu, Woong Hwan
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 123 - +
  • [35] System-on-chip (SoC) requires IC & package co-design and co-verification
    Fontanelli, A
    Arrigoni, S
    Raccagni, D
    Rosin, M
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 319 - 322
  • [36] A fast hardware co-specification and co-simulation methodology integrated in a H/S co-design platform
    Héneault, Y
    Filion, L
    Bois, G
    Aboulhamid, EM
    ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 253 - 256
  • [37] Co-modeling and co-simulation of package and on-chip decoupling capacitor for resonant free power/ground network design
    Park, HJ
    Kim, HS
    Kam, DG
    Kim, JH
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 727 - 731
  • [38] Interoperability Enables a Complete RFIC/Package/Board Co-Design Flow
    Hartung, Juergen
    MICROWAVE JOURNAL, 2014, 57 (07) : 66 - 74
  • [39] System C-based Co-Simulation/Analysis for System-Level Hardware/Software Co-Design*
    Muttillo, Vittoriano
    Pomante, Luigi
    Santic, Marco
    Valente, Giacomo
    COMPUTERS & ELECTRICAL ENGINEERING, 2023, 110
  • [40] Chip/Package/Board Co-Simulation Methodology for Crosstalk between DC/DC Converter and ADC Input Channels
    Settino, Francesco
    Brandtner, Thomas
    Subotskaya, Volha
    Levanto, Antonio
    Faricelli, Marco
    Praemassing, Frank
    Della Ricca, Luca
    Koffler, Harald
    Palestri, Pierpaolo
    Crupi, Felice
    2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,