共 50 条
- [31] Chip Package Co-design and Physical Verification for Heterogeneous Integration PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 275 - 279
- [32] Electromagnetic-Thermal Co-simulation of a Patch Antenna 2022 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS), 2022,
- [34] SI-PD Co-simulation and Co-design methodology for high speed channel ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 123 - +
- [35] System-on-chip (SoC) requires IC & package co-design and co-verification PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 319 - 322
- [36] A fast hardware co-specification and co-simulation methodology integrated in a H/S co-design platform ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 253 - 256
- [37] Co-modeling and co-simulation of package and on-chip decoupling capacitor for resonant free power/ground network design 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 727 - 731
- [40] Chip/Package/Board Co-Simulation Methodology for Crosstalk between DC/DC Converter and ADC Input Channels 2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,