System level optimization and design space exploration for low power

被引：11

作者：

Stammermann, A ^{[1
]}

Kruse, L ^{[1
]}

Nebel, W ^{[1
]}

Pratsch, A ^{[1
]}

Schmidt, E ^{[1
]}

Schulte, M ^{[1
]}

Schulz, A ^{[1
]}

机构：

[1] OFFIS Res Inst, Oldenburg, Germany

来源：

ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS | 2001年

关键词：

D O I：

10.1109/ISSS.2001.957929

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present a software tool for power dissipation analysis and optimization on the algorithmic abstraction level from C/C++ and VHDL descriptions. An analysis is most efficient on such a high level since the influence of design decisions on the power demand increases with increasing abstraction [1]. The ORINOCO(R) tool enables to compare different but functionally equivalent algorithms and bindings to RT-level architectures with respect to power consumption. The results of the optimized binding can be used to guide synthesis. In the experimental evaluation we compare the predicted optimization trend with synthesized implementations and prove the accuracy of our methodology and tool.

引用

页码：142 / 146

页数：5

共 50 条

[21] Signature-based microprocessor power modeling for rapid system-level design space exploration
van Stralen, Peter
Pimentel, Andy D.
2007 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2007, : 33 - 38
[22] An approach to switching activity consideration during high-level, low-power design space exploration
Henning, R
Chakraborti, C
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (05) : 339 - 351
[23] STATS: A framework for microprocessor and system-level design space exploration
Albonesi, DH
Koren, I
JOURNAL OF SYSTEMS ARCHITECTURE, 1999, 45 (12-13) : 1097 - 1110
[24] STATS: A framework for microprocessor and system-level design space exploration
Albonesi, David H.
Koren, Israel
Journal of Systems Architecture, 1999, 45 (12): : 1097 - 1110
[25] Three-Dimensional Design Space Exploration for System Level Synthesis
Li, Shuo
Hemani, Ahmed
2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 419 - 426
[26] Efficient design space exploration at system level with automatic profiler instrumentation
Graduate School of Information Science, Nagoya University, Japan
不详
不详
IPSJ Trans. Syst. LSI Des. Methodol., (179-193): : 179 - 193
[27] System-level design space exploration of dynamic reconfigurable architectures
Sigdel, Kamana
Thompson, Mark
Pimente, Andy D.
Stefanov, Todor
Bertels, Koen
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2008, 5114 : 279 - +
[28] A new performance evaluation approach for system level design space exploration
Joshi, CP
Kumar, A
Balakrishnan, M
ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 180 - 185
[29] Bit level architectural exploration technique for the design of low power multipliers
Economakos, George
Anagnostopoulos, Kostas
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1483 - +
[30] Memory system design space exploration for low-power, real-time speech recognition
Krishna, R
Mahlke, S
Austin, T
INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 140 - 145

← 1 2 3 4 5 →