System level optimization and design space exploration for low power

被引:11
|
作者
Stammermann, A [1 ]
Kruse, L [1 ]
Nebel, W [1 ]
Pratsch, A [1 ]
Schmidt, E [1 ]
Schulte, M [1 ]
Schulz, A [1 ]
机构
[1] OFFIS Res Inst, Oldenburg, Germany
关键词
D O I
10.1109/ISSS.2001.957929
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a software tool for power dissipation analysis and optimization on the algorithmic abstraction level from C/C++ and VHDL descriptions. An analysis is most efficient on such a high level since the influence of design decisions on the power demand increases with increasing abstraction [1]. The ORINOCO(R) tool enables to compare different but functionally equivalent algorithms and bindings to RT-level architectures with respect to power consumption. The results of the optimized binding can be used to guide synthesis. In the experimental evaluation we compare the predicted optimization trend with synthesized implementations and prove the accuracy of our methodology and tool.
引用
收藏
页码:142 / 146
页数:5
相关论文
共 50 条
  • [41] On the calibration of abstract performance models for system-level design space exploration
    Pimentel, Andy D.
    Thompson, Mark
    Polstra, Simon
    Erbas, Cagkan
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 71 - +
  • [42] Accelerating MPSoC Design Space Exploration Within System-Level Frameworks
    Shah, Syed Abbas Ali
    Farkas, Bastian
    Meyer, Rolf
    Berekovic, Mladen
    2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
  • [43] Calibration of abstract performance models for system-level design space exploration
    Pimentel, Andy D.
    Thompson, Mark
    Polstra, Simon
    Erbas, Cagkan
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 50 (02): : 99 - 114
  • [44] Retargetable profiling for rapid, early system-level design space exploration
    Cai, L
    Gerstlauer, A
    Gajski, D
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 281 - 286
  • [45] A Two-Level Cache Design Space Exploration System for Embedded Applications
    Tojo, Nobuaki
    Togawa, Nozomu
    Yanagisawa, Masao
    Ohtsuki, Tatsuo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12) : 3238 - 3247
  • [46] A fast performance estimation framework for system-level design space exploration
    Shibata, Seiya
    Ando, Yuki
    Honda, Shinya
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    IPSJ Transactions on System LSI Design Methodology, 2012, 5 : 44 - 54
  • [47] Mobile Terminals System-level Memory Exploration for Power and Performance Optimization
    Ben Ameur, Amal
    Auguin, Michel
    Verdier, Francois
    Frascolla, Valerio
    2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 23 - 28
  • [48] MultiObjective GPU Design Space Exploration Optimization
    Jooya, Ali
    Dimopoulos, Nikitas
    Baniasadi, Amirali
    2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), 2016, : 659 - 666
  • [49] Multiobjective GPU design space exploration optimization
    Jooya, Ali
    Dimopoulos, Nikitas
    Baniasadi, Amirali
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 69 : 198 - 210
  • [50] System Architecture Design Space Exploration: Integration with Computational Environments and Efficient Optimization
    Bussemaker, Jasper H.
    Boggerot, Luca
    Nagel, Bjoern
    AIAA AVIATION FORUM AND ASCEND 2024, 2024,