共 50 条
- [1] Formal system-level design space exploration [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (02): : 250 - 264
- [2] Signature-based microprocessor power modeling for rapid system-level design space exploration [J]. 2007 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2007, : 33 - 38
- [3] Perspectives on System-level MPSoC Design Space Exploration [J]. PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), 2016, : 335 - 335
- [4] A methodology for system-level analog design space exploration [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 676 - 677
- [5] System-level design space exploration of dynamic reconfigurable architectures [J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2008, 5114 : 279 - +
- [6] Design Space Pruning through Hybrid Analysis in System-level Design Space Exploration [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 781 - 786
- [7] Graphical framework for system level design space exploration [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (03): : 132 - 141
- [8] Calibration of Abstract Performance Models for System-Level Design Space Exploration [J]. Journal of Signal Processing Systems, 2008, 50 : 99 - 114
- [10] System-Level Design Space Exploration for Heterogeneous Parallel Dedicated Systems [J]. WORLD CONGRESS ON COMPUTER & INFORMATION TECHNOLOGY (WCCIT 2013), 2013,